Abstract
A demonstrator chip is described for real time speech vector quantisation applications. The chip has been fabricated in a 1.2 micron CMOS technology and contains 38,000 transistors. It occupies a die area of only (4.8 × 4.6) mm/sup 2 and can perform over 80 million multiply/accumulate operations per second. The chip fully demonstrates the benefits which result from using a regular dedicated VLSI architecture.
Original language | English |
---|---|
Title of host publication | Proceedings of IEEE Workshop on VLSI Signal Processing VI, VLSISP 1993 |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 159-167 |
Number of pages | 9 |
ISBN (Electronic) | 0780309960, 9780780309968 |
DOIs | |
Publication status | Published - 20 Oct 1993 |
Event | 6th IEEE Workshop on VLSI Signal Processing, VLSISP 1993 - Veldhoven, Netherlands Duration: 20 Oct 1993 → 22 Oct 1993 |
Conference
Conference | 6th IEEE Workshop on VLSI Signal Processing, VLSISP 1993 |
---|---|
Country/Territory | Netherlands |
City | Veldhoven |
Period | 20/10/1993 → 22/10/1993 |
ASJC Scopus subject areas
- Hardware and Architecture
- Signal Processing
- Software