A High Throughput FPGA Implementation of a Bit-Level Matrix Product

Abbes Amira, Ahmed Bouridane, Peter Milligan, Paul Sage

Research output: Contribution to conferencePaper

21 Citations (Scopus)
Original languageEnglish
Pages356-364
Number of pages9
Publication statusPublished - Oct 2000
EventIEEE Workshop on Signal Processing Systems Design and Implementation - Lafayette, United States
Duration: 01 Oct 200001 Oct 2000

Conference

ConferenceIEEE Workshop on Signal Processing Systems Design and Implementation
CountryUnited States
CityLafayette
Period01/10/200001/10/2000

Cite this