True random number generator (TRNG), plays an important role in information security systems. Conventional TRNGs use natural physical stochastic processes including thermal noise, chaos-based circuit and so on to generate the random numbers. These analog circuit based TRNG structures often consume lots of hardware resources, and are not easy to be integrated in digital systems. In this paper, a low-cost and high-speed TRNG has been proposed by using mixed oscillation generated from XOR gates nested multiple ring oscillators (ROs). Multi-group mixed oscillation XOR operation is applied to obtain high-speed output. The proposed TRNG design is implemented on Xilinx Artix-7 XC7A35T-1FTG256C FPGA. It achieves a high performance with throughput up to 160 Mbps and with a usage of 37 FFs and 25 look up tables (LUTs) in the FPGA. The results show that the proposed TRNG design has successfully passed the testing standards of NIST SP800-22 and AIS31. Compared with previous designs, the proposed TRNG design achieves lower hardware resource consumption and higher speed.
|Title of host publication||IEEE Computer Society Annual Symposium on VLSI|
|Publisher||IEEE Computer Society|
|Publication status||Early online date - 09 Aug 2018|
IEEE Computer Society Annual Symposium on VLSI 2018 - Hong Kong, China
Duration: 09 Jul 2018 → 11 Jul 2018
IEEE Computer Society Annual Symposium on VLSI 2018
|Period||09/07/2018 → 11/07/2018|