A new memory reliability technique for multiple bit upsets mitigation

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

Technological advances make it possible to produce increasingly complex electronic components. Nevertheless, these advances are convoyed by an increasing sensitivity to operating conditions and an accelerated aging process. In safety critical applications, it is vital to provide solutions to avoid these limitations and to guarantee a high level of reliability. In most of the existing methods in the literature only Single Event Upsets (SEU) are assumed. The next generations of embedded systems must on one side support Multiple-Bit Upsets (MBU) and avoid to induce a significant memory and processing overheads on the other side. This paper proposes a new method to increase the reliability of SRAM, without dramatically increasing costs in memory space and processing time. Our method, named DPSR for Double Parity Single Redundancy, offers a high level of reliability and takes into fault patterns occurring in real conditions.

Original languageEnglish
Title of host publicationCF '19: Proceedings of the 16th ACM International Conference on Computing Frontier
PublisherAssociation for Computing Machinery
Pages145-152
ISBN (Print)9781450366854
DOIs
Publication statusPublished - 30 Apr 2019
EventACM International Conference on Computing Frontiers - Alghero, Italy
Duration: 30 Apr 201902 May 2019
Conference number: 16

Conference

ConferenceACM International Conference on Computing Frontiers
Country/TerritoryItaly
CityAlghero
Period30/04/201902/05/2019

Fingerprint

Dive into the research topics of 'A new memory reliability technique for multiple bit upsets mitigation'. Together they form a unique fingerprint.

Cite this