A key issue in the design of next generation Internet routers and switches will be provision of traffic manager (TM) functionality in the datapaths of their high speed switching fabrics. A new architecture that allows dynamic deployment of different TM functions is presented. By considering the processing requirements of operations such as policing and congestion, queuing, shaping and scheduling, a solution has been derived that is scalable with a consistent programmable interface. Programmability is achieved using a function computation unit which determines the action (e.g. drop, queue, remark, forward) based on the packet attribute information and a memory storage part. Results of a Xilinx Virtex-5 FPGA reference design are presented.
|Journal||ACM Transactions on Reconfigurable Technology and Systems|
|Publication status||Published - May 2011|
ASJC Scopus subject areas
- Computer Science(all)
O'Neill, S., Woods, R., Marshall, A., & Zhang, Q. (2011). A Scalable and Programmable Modular Traffic Manager Architecture. ACM Transactions on Reconfigurable Technology and Systems, 4(2), . https://doi.org/10.1145/1968502.1968505