A scalable packet sorting circuit for high-speed WFQ packet scheduling

Kieran McLaughlin; Sakir Sezer; Holger Blume; Xin Yang; Friederich Kupzog; Tobias Noll

doi:10.1109/TVLSI.2008.2000323

A scalable packet sorting circuit for high-speed WFQ packet scheduling

Kieran McLaughlin, Sakir Sezer, Holger Blume, Xin Yang, Friederich Kupzog, Tobias Noll

Research output: Contribution to journal › Article › peer-review

20 Citations (Scopus)

Abstract

A novel implementation of a tag sorting circuit for a weighted fair queueing (WFQ) enabled Internet Protocol (IP) packet scheduler is presented. The design consists of a search tree, matching circuitry, and a custom memory layout. It is implemented using 130-nm silicon technology and supports quality of service (QoS) on networks at line speeds of 40 Gb/s, enabling next generation IP services to be deployed.

Original language	English
Article number	4553746
Pages (from-to)	781-791
Number of pages	11
Journal	IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume	16
Issue number	7
DOIs	https://doi.org/10.1109/TVLSI.2008.2000323
Publication status	Published - Jul 2008

Keywords

Packet scheduling
traffic management
quality of servcie
QoS
lookup
sorting
fair queuing
WFQ
time-stamp

ASJC Scopus subject areas

Electrical and Electronic Engineering
Hardware and Architecture

Access to Document

10.1109/TVLSI.2008.2000323

Fingerprint Dive into the research topics of 'A scalable packet sorting circuit for high-speed WFQ packet scheduling'. Together they form a unique fingerprint.

Cite this

@article{be7c558907e848f2a54e7c30240c3d45,

title = "A scalable packet sorting circuit for high-speed WFQ packet scheduling",

abstract = "A novel implementation of a tag sorting circuit for a weighted fair queueing (WFQ) enabled Internet Protocol (IP) packet scheduler is presented. The design consists of a search tree, matching circuitry, and a custom memory layout. It is implemented using 130-nm silicon technology and supports quality of service (QoS) on networks at line speeds of 40 Gb/s, enabling next generation IP services to be deployed.",

keywords = "Packet scheduling, traffic management, quality of servcie, QoS, lookup, sorting, fair queuing, WFQ, time-stamp",

author = "Kieran McLaughlin and Sakir Sezer and Holger Blume and Xin Yang and Friederich Kupzog and Tobias Noll",

year = "2008",

month = jul,

doi = "10.1109/TVLSI.2008.2000323",

language = "English",

volume = "16",

pages = "781--791",

journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",

issn = "1063-8210",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "7",

}

TY - JOUR

T1 - A scalable packet sorting circuit for high-speed WFQ packet scheduling

AU - McLaughlin, Kieran

AU - Sezer, Sakir

AU - Blume, Holger

AU - Yang, Xin

AU - Kupzog, Friederich

AU - Noll, Tobias

PY - 2008/7

Y1 - 2008/7

N2 - A novel implementation of a tag sorting circuit for a weighted fair queueing (WFQ) enabled Internet Protocol (IP) packet scheduler is presented. The design consists of a search tree, matching circuitry, and a custom memory layout. It is implemented using 130-nm silicon technology and supports quality of service (QoS) on networks at line speeds of 40 Gb/s, enabling next generation IP services to be deployed.

AB - A novel implementation of a tag sorting circuit for a weighted fair queueing (WFQ) enabled Internet Protocol (IP) packet scheduler is presented. The design consists of a search tree, matching circuitry, and a custom memory layout. It is implemented using 130-nm silicon technology and supports quality of service (QoS) on networks at line speeds of 40 Gb/s, enabling next generation IP services to be deployed.

KW - Packet scheduling

KW - traffic management

KW - quality of servcie

KW - QoS

KW - lookup

KW - sorting

KW - fair queuing

KW - WFQ

KW - time-stamp

U2 - 10.1109/TVLSI.2008.2000323

DO - 10.1109/TVLSI.2008.2000323

M3 - Article

VL - 16

SP - 781

EP - 791

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 7

M1 - 4553746

ER -