A Virtex FPGA Implementation of Matrix Product Based on 2-D Bit-Level Systolic Architecture

Abbes Amira, Ahmed Bouridane, Peter Milligan, M. Nibouche

Research output: Contribution to conferencePaper

Original languageEnglish
Pages1-8
Number of pages8
Publication statusPublished - Nov 2000
Event1st International Conference on Electronic Engineering - Bourmedes, Algeria
Duration: 01 Nov 200001 Nov 2000

Conference

Conference1st International Conference on Electronic Engineering
Country/TerritoryAlgeria
CityBourmedes
Period01/11/200001/11/2000

Cite this