A high-performance VLSI architecture to perform combined multiply-accumulate, divide, and square root operations is proposed. The circuit is highly regular, requires only minimal control, and can be reconfigured for every cycle. The execution time for each operation is the same. The combination of redundancy and pipelining results in a throughput independent of the wordsize of the array. With current CMOS technology, throughput rates in excess of 80 million operations per second are achievable.
|Title of host publication||Proceedings - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing|
|Number of pages||4|
|Publication status||Published - 01 Jan 1991|