Acceleration of Post Quantum Digital Signature Scheme CRYSTALS-Dilithium on Reconfigurable Hardware

Donal Campbell; Ciara Rafferty; Ayesha Khalid; Maire O'Neill

doi:10.1109/FPL57034.2022.00079

Acceleration of Post Quantum Digital Signature Scheme CRYSTALS-Dilithium on Reconfigurable Hardware

Donal Campbell, Ciara Rafferty, Ayesha Khalid, Maire O'Neill

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

This research investigates efficient architectures for the implementation of the CRYSTALS-Dilithium post-quantum digital signature scheme on reconfigurable hardware, in terms of speed, memory usage, power consumption and resource utilisation. Post quantum digital signature schemes involve a significant computational effort, making efficient hardware accelerators an important contributor to future adoption of schemes. This is work in progress, comprising the establishment of a comprehensive test environment for operational profiling, and the investigation of the use of novel architectures to achieve optimal performance.

Original language	English
Title of host publication	32nd International Conference on Field-Programmable Logic and Applications (FPL): Proceedings
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	462-463
Number of pages	2
ISBN (Electronic)	978-1-6654-7390-3
ISBN (Print)	978-1-6654-7391-0
DOIs	https://doi.org/10.1109/FPL57034.2022.00079
Publication status	Published - 13 Feb 2023

Publication series

Name	International Conference on Field-Programmable Logic and Applications (FPL): Proceedings
Publisher	IEEE
ISSN (Print)	1946-147X
ISSN (Electronic)	1946-1488

Keywords

Post-Quantum Cryptography computing , Power demand , Memory management , Computational efficiency , Resource management
Digital signatures

Access to Document

10.1109/FPL57034.2022.00079

Cite this

Campbell, D., Rafferty, C., Khalid, A., & O'Neill, M. (2023). Acceleration of Post Quantum Digital Signature Scheme CRYSTALS-Dilithium on Reconfigurable Hardware. In 32nd International Conference on Field-Programmable Logic and Applications (FPL): Proceedings (pp. 462-463). (International Conference on Field-Programmable Logic and Applications (FPL): Proceedings). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/FPL57034.2022.00079

Campbell, Donal ; Rafferty, Ciara ; Khalid, Ayesha ; O'Neill, Maire. / Acceleration of Post Quantum Digital Signature Scheme CRYSTALS-Dilithium on Reconfigurable Hardware. 32nd International Conference on Field-Programmable Logic and Applications (FPL): Proceedings. Institute of Electrical and Electronics Engineers Inc., 2023. pp. 462-463 (International Conference on Field-Programmable Logic and Applications (FPL): Proceedings).

@inproceedings{55d6fe38889e4f0cbaa450b159a86281,

title = "Acceleration of Post Quantum Digital Signature Scheme CRYSTALS-Dilithium on Reconfigurable Hardware",

abstract = "This research investigates efficient architectures for the implementation of the CRYSTALS-Dilithium post-quantum digital signature scheme on reconfigurable hardware, in terms of speed, memory usage, power consumption and resource utilisation. Post quantum digital signature schemes involve a significant computational effort, making efficient hardware accelerators an important contributor to future adoption of schemes. This is work in progress, comprising the establishment of a comprehensive test environment for operational profiling, and the investigation of the use of novel architectures to achieve optimal performance.",

keywords = "Post-Quantum Cryptography computing , Power demand , Memory management , Computational efficiency , Resource management, Digital signatures",

author = "Donal Campbell and Ciara Rafferty and Ayesha Khalid and Maire O'Neill",

year = "2023",

month = feb,

day = "13",

doi = "10.1109/FPL57034.2022.00079",

language = "English",

isbn = "978-1-6654-7391-0",

series = "International Conference on Field-Programmable Logic and Applications (FPL): Proceedings",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "462--463",

booktitle = "32nd International Conference on Field-Programmable Logic and Applications (FPL): Proceedings",

}

Campbell, D , Rafferty, C , Khalid, A & O'Neill, M 2023, Acceleration of Post Quantum Digital Signature Scheme CRYSTALS-Dilithium on Reconfigurable Hardware. in 32nd International Conference on Field-Programmable Logic and Applications (FPL): Proceedings. International Conference on Field-Programmable Logic and Applications (FPL): Proceedings, Institute of Electrical and Electronics Engineers Inc., pp. 462-463. https://doi.org/10.1109/FPL57034.2022.00079

Acceleration of Post Quantum Digital Signature Scheme CRYSTALS-Dilithium on Reconfigurable Hardware. / Campbell, Donal ; Rafferty, Ciara ; Khalid, Ayesha ; O'Neill, Maire.

32nd International Conference on Field-Programmable Logic and Applications (FPL): Proceedings. Institute of Electrical and Electronics Engineers Inc., 2023. p. 462-463 (International Conference on Field-Programmable Logic and Applications (FPL): Proceedings).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - Acceleration of Post Quantum Digital Signature Scheme CRYSTALS-Dilithium on Reconfigurable Hardware

AU - Campbell, Donal

AU - Rafferty, Ciara

AU - Khalid, Ayesha

AU - O'Neill, Maire

PY - 2023/2/13

Y1 - 2023/2/13

N2 - This research investigates efficient architectures for the implementation of the CRYSTALS-Dilithium post-quantum digital signature scheme on reconfigurable hardware, in terms of speed, memory usage, power consumption and resource utilisation. Post quantum digital signature schemes involve a significant computational effort, making efficient hardware accelerators an important contributor to future adoption of schemes. This is work in progress, comprising the establishment of a comprehensive test environment for operational profiling, and the investigation of the use of novel architectures to achieve optimal performance.

AB - This research investigates efficient architectures for the implementation of the CRYSTALS-Dilithium post-quantum digital signature scheme on reconfigurable hardware, in terms of speed, memory usage, power consumption and resource utilisation. Post quantum digital signature schemes involve a significant computational effort, making efficient hardware accelerators an important contributor to future adoption of schemes. This is work in progress, comprising the establishment of a comprehensive test environment for operational profiling, and the investigation of the use of novel architectures to achieve optimal performance.

KW - Post-Quantum Cryptography computing , Power demand , Memory management , Computational efficiency , Resource management

KW - Digital signatures

U2 - 10.1109/FPL57034.2022.00079

DO - 10.1109/FPL57034.2022.00079

M3 - Conference contribution

SN - 978-1-6654-7391-0

T3 - International Conference on Field-Programmable Logic and Applications (FPL): Proceedings

SP - 462

EP - 463

BT - 32nd International Conference on Field-Programmable Logic and Applications (FPL): Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Campbell D , Rafferty C , Khalid A , O'Neill M. Acceleration of Post Quantum Digital Signature Scheme CRYSTALS-Dilithium on Reconfigurable Hardware. In 32nd International Conference on Field-Programmable Logic and Applications (FPL): Proceedings. Institute of Electrical and Electronics Engineers Inc. 2023. p. 462-463. (International Conference on Field-Programmable Logic and Applications (FPL): Proceedings). https://doi.org/10.1109/FPL57034.2022.00079

Acceleration of Post Quantum Digital Signature Scheme CRYSTALS-Dilithium on Reconfigurable Hardware

Abstract

Publication series

Keywords

Access to Document

Fingerprint

Cite this