Access-Aware DRAM Failure-Rate Estimation under Relaxed Refresh Operations

In recent years, there has been a growing interest on relaxing the pessimistic DRAM refresh rate due to the incurred power and throughput loss. Undeniably, a critical factor in determining the refresh rate relaxation that can be achieved lies on the degree of the DRAM error-rate deterioration that is incurred and on the amount of estimated errors that can be handled by system mitigation schemes which are mainly being evaluated in simulators. To estimate the DRAM faults under relaxed refresh, the majority of the existing works rely on estimated DRAM failure probability models using only the spatial distribution of the DRAM retention time across the memory cells.We observe that such failure models have neglected the intricate dependence on the memory accesses, which inherently refresh t he accessed rows.In this paper, we propose that the intervals between consecutive accesses must also be considered during DRAM simulation.We show that the estimation of the distribution of accesses poses a lot of challenges mainly due to the time consuming full system simulations that are required. To address such challenges, this paper presents one of the first efforts to model the access timedependent DRAM retention time by developing a fast simulation infrastructure based on binary instrumentation. The basic idea behind the proposed approach lies on the quantification of the time elapsed between consecutive memory accesses on thesame row and its relation to the DRAM failure probability,which is then being used for a more accurate fault injection.The introduced overheads of the instrumentation functions are measured during native execution allowing accurate correctionsof the time elapsed between consecutive accesses. The efficacy of our framework is being evaluated using various artificial benchmarks. Results show that our scheme helps to limit the misprediction of estimated errors of current error-injection models.