Skip to main navigation Skip to search Skip to main content

An interleaved high step-pp DC-DC converter with low voltage-stress on semiconductors

  • Vafa Marzang
  • , Peyman Alavi Tabbat
  • , Arash Khoshkbar-Sadigh
  • , Parham Mohseni
  • , Seyed Majid Hashemzadeh
  • , Iman Talebian

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper, an interleaved high voltage-gain DC-DC converter is proposed and analyzed. Low voltage-stress on semiconductors and low input current-ripple are the main features of this converter. Due to the mentioned features, this converter can be a suitable choice for renewable energy applications. In this structure, a voltage multiplier cell and two output capacitors are implemented to increase the voltage gain. Furthermore, in order to decrease the input current-ripple, two inductors are paralleled in the input side. In this paper, in the steady state analysis, the voltage gain and the voltage stresses across the power semiconductors have been calculated. In addition, the input current-ripple analysis has been presented. Also, the proposed converter has been compared with some related structures. Finally, to prove the theoretical calculations, this converter is simulated in PSCAD/EMTDC software and the results have been investigated.
Original languageEnglish
Title of host publication IECON 2020 The 46th Annual Conference of the IEEE Industrial Electronics Society: Proceedings
PublisherIEEE
Number of pages6
ISBN (Electronic)9781728154145
DOIs
Publication statusPublished - 18 Nov 2020
Externally publishedYes

Publication series

Name Annual Conference of the IEEE Industrial Electronics Society: Proceedings
ISSN (Print)1553-572X
ISSN (Electronic)2577-1647

Fingerprint

Dive into the research topics of 'An interleaved high step-pp DC-DC converter with low voltage-stress on semiconductors'. Together they form a unique fingerprint.

Cite this