Applying an XC6200 to real-time image processing

Roger Woods; Mary Trainor; Stephen Heron

Applying an XC6200 to real-time image processing

Roger Woods, Mary Trainor, Stephen Heron

Research output: Contribution to journal › Article › peer-review

Abstract

This implementation of a two-dimensional discrete cosine transform demonstrates the development of a suitable architectural style for a specific technology-in this case, the Xilinx XC6200 FPGA series. The design exploits distributed arithmetic, parallelism, and pipelining to achieve a high-performance custom-computing implementation.

Original language	English
Pages (from-to)	30-38
Number of pages	9
Journal	IEEE DESIGN & TEST OF COMPUTERS
Volume	15
Issue number	1
Publication status	Published - Jan 1998

ASJC Scopus subject areas

Hardware and Architecture

Fingerprint Dive into the research topics of 'Applying an XC6200 to real-time image processing'. Together they form a unique fingerprint.

Cite this

@article{7e3f82c75ea24bc9b1193bf586868054,

title = "Applying an XC6200 to real-time image processing",

abstract = "This implementation of a two-dimensional discrete cosine transform demonstrates the development of a suitable architectural style for a specific technology-in this case, the Xilinx XC6200 FPGA series. The design exploits distributed arithmetic, parallelism, and pipelining to achieve a high-performance custom-computing implementation.",

author = "Roger Woods and Mary Trainor and Stephen Heron",

year = "1998",

month = jan,

language = "English",

volume = "15",

pages = "30--38",

journal = "IEEE DESIGN & TEST OF COMPUTERS",

issn = "0740-7475",

publisher = "IEEE Computer Society",

number = "1",

}

TY - JOUR

T1 - Applying an XC6200 to real-time image processing

AU - Woods, Roger

AU - Trainor, Mary

AU - Heron, Stephen

PY - 1998/1

Y1 - 1998/1

N2 - This implementation of a two-dimensional discrete cosine transform demonstrates the development of a suitable architectural style for a specific technology-in this case, the Xilinx XC6200 FPGA series. The design exploits distributed arithmetic, parallelism, and pipelining to achieve a high-performance custom-computing implementation.

AB - This implementation of a two-dimensional discrete cosine transform demonstrates the development of a suitable architectural style for a specific technology-in this case, the Xilinx XC6200 FPGA series. The design exploits distributed arithmetic, parallelism, and pipelining to achieve a high-performance custom-computing implementation.

M3 - Article

VL - 15

SP - 30

EP - 38

JO - IEEE DESIGN & TEST OF COMPUTERS

JF - IEEE DESIGN & TEST OF COMPUTERS

SN - 0740-7475

IS - 1

ER -