Architectural strategies for implementing an image processing algorithm on XC6000 FPGA

J. P. Heron; R. F. Woods

Architectural strategies for implementing an image processing algorithm on XC6000 FPGA

J. P. Heron, R. F. Woods

School of Electronics, Electrical Engineering and Computer Science

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

8 Citations (Scopus)

Abstract

The adoption of FPGA technology for custom computing and other applications will depend greatly on how efficiently architectures may be implemented. In this paper we investigate architectural strategies for implementing a typical image processing algorithm, in this case, Laplacian convolution, on the Xilinx XC6000 series technology. Three approaches are illustrated and the resulting designs are presented. Discussion for extending this work to operate with a high level design tool currently under development, is also given.

Original language	English
Title of host publication	Field-Programmable Logic
Subtitle of host publication	Smart Applications, New Paradigms and Compilers - 6th International Workshop on Field-Programmable Logic and Applications, FPL 1996, Proceedings
Editors	Manfred Glesner, Reiner W. Hartenstein
Publisher	Springer-Verlag
Pages	317-326
Number of pages	10
ISBN (Print)	9783540617303
Publication status	Published - 01 Jan 1996
Event	6th International Workshop on Field-Programmable Logic and Applications, FPL 1996 - Darmstadt, Germany Duration: 23 Sep 1996 → 25 Sep 1996

Publication series

Name	Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume	1142
ISSN (Print)	0302-9743
ISSN (Electronic)	1611-3349

Conference

Conference	6th International Workshop on Field-Programmable Logic and Applications, FPL 1996
Country/Territory	Germany
City	Darmstadt
Period	23/09/1996 → 25/09/1996

ASJC Scopus subject areas

Theoretical Computer Science
Computer Science(all)

Cite this

Heron, J. P., & Woods, R. F. (1996). Architectural strategies for implementing an image processing algorithm on XC6000 FPGA. In M. Glesner, & R. W. Hartenstein (Eds.), Field-Programmable Logic: Smart Applications, New Paradigms and Compilers - 6th International Workshop on Field-Programmable Logic and Applications, FPL 1996, Proceedings (pp. 317-326). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 1142). Springer-Verlag.

Heron, J. P. ; Woods, R. F. / Architectural strategies for implementing an image processing algorithm on XC6000 FPGA. Field-Programmable Logic: Smart Applications, New Paradigms and Compilers - 6th International Workshop on Field-Programmable Logic and Applications, FPL 1996, Proceedings. editor / Manfred Glesner ; Reiner W. Hartenstein. Springer-Verlag, 1996. pp. 317-326 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).

@inproceedings{ad245d2462664b4ab36a930e3630aa61,

title = "Architectural strategies for implementing an image processing algorithm on XC6000 FPGA",

abstract = "The adoption of FPGA technology for custom computing and other applications will depend greatly on how efficiently architectures may be implemented. In this paper we investigate architectural strategies for implementing a typical image processing algorithm, in this case, Laplacian convolution, on the Xilinx XC6000 series technology. Three approaches are illustrated and the resulting designs are presented. Discussion for extending this work to operate with a high level design tool currently under development, is also given.",

author = "Heron, {J. P.} and Woods, {R. F.}",

year = "1996",

month = jan,

day = "1",

language = "English",

isbn = "9783540617303",

series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

publisher = "Springer-Verlag",

pages = "317--326",

editor = "Manfred Glesner and Hartenstein, {Reiner W.}",

booktitle = "Field-Programmable Logic",

note = "6th International Workshop on Field-Programmable Logic and Applications, FPL 1996 ; Conference date: 23-09-1996 Through 25-09-1996",

}

Heron, JP & Woods, RF 1996, Architectural strategies for implementing an image processing algorithm on XC6000 FPGA. in M Glesner & RW Hartenstein (eds), Field-Programmable Logic: Smart Applications, New Paradigms and Compilers - 6th International Workshop on Field-Programmable Logic and Applications, FPL 1996, Proceedings. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 1142, Springer-Verlag, pp. 317-326, 6th International Workshop on Field-Programmable Logic and Applications, FPL 1996, Darmstadt, Germany, 23/09/1996.

Architectural strategies for implementing an image processing algorithm on XC6000 FPGA. / Heron, J. P.; Woods, R. F.

Field-Programmable Logic: Smart Applications, New Paradigms and Compilers - 6th International Workshop on Field-Programmable Logic and Applications, FPL 1996, Proceedings. ed. / Manfred Glesner; Reiner W. Hartenstein. Springer-Verlag, 1996. p. 317-326 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 1142).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - Architectural strategies for implementing an image processing algorithm on XC6000 FPGA

AU - Heron, J. P.

AU - Woods, R. F.

PY - 1996/1/1

Y1 - 1996/1/1

N2 - The adoption of FPGA technology for custom computing and other applications will depend greatly on how efficiently architectures may be implemented. In this paper we investigate architectural strategies for implementing a typical image processing algorithm, in this case, Laplacian convolution, on the Xilinx XC6000 series technology. Three approaches are illustrated and the resulting designs are presented. Discussion for extending this work to operate with a high level design tool currently under development, is also given.

AB - The adoption of FPGA technology for custom computing and other applications will depend greatly on how efficiently architectures may be implemented. In this paper we investigate architectural strategies for implementing a typical image processing algorithm, in this case, Laplacian convolution, on the Xilinx XC6000 series technology. Three approaches are illustrated and the resulting designs are presented. Discussion for extending this work to operate with a high level design tool currently under development, is also given.

UR - http://www.scopus.com/inward/record.url?scp=84955604341&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:84955604341

SN - 9783540617303

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 317

EP - 326

BT - Field-Programmable Logic

A2 - Glesner, Manfred

A2 - Hartenstein, Reiner W.

PB - Springer-Verlag

T2 - 6th International Workshop on Field-Programmable Logic and Applications, FPL 1996

Y2 - 23 September 1996 through 25 September 1996

ER -

Heron JP, Woods RF. Architectural strategies for implementing an image processing algorithm on XC6000 FPGA. In Glesner M, Hartenstein RW, editors, Field-Programmable Logic: Smart Applications, New Paradigms and Compilers - 6th International Workshop on Field-Programmable Logic and Applications, FPL 1996, Proceedings. Springer-Verlag. 1996. p. 317-326. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).

Architectural strategies for implementing an image processing algorithm on XC6000 FPGA

Abstract

Publication series

Conference

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this