A bit level systolic array system is proposed for the Winograd Fourier transform algorithm. The design uses bit-serial arithmetic and, in common with other systolic arrays, features nearest-neighbor interconnections, regularity and high throughput. The short interconnections in this method contrast favorably with the long interconnections between butterflies required in the FFT. The structure is well suited to VLSI implementations. It is demonstrated how long transforms can be implemented with components designed to perform a short length transform. These components build into longer transforms preserving the regularity and structure of the short length transform design.
|Number of pages||7|
|Journal||IEE Proceedings, Part F: Communications, Radar and Signal Processing|
|Publication status||Published - 01 Oct 1985|
Bibliographical noteCopyright 2004 Elsevier B.V., All rights reserved.
Ward, J. S., McCanny, J. V., & McWhirter, J. G. (1985). Bit-level systolic array implementation of the Winograd Fourier transform algorithm. IEE Proceedings, Part F: Communications, Radar and Signal Processing, 132(6), 473-479.