Bit-level systolic arrays for IIR filtering.

S.C. Knowles, R.F. Woods, J.G. McWhirter, J.V. McCanny

Research output: Chapter in Book/Report/Conference proceedingOther chapter contribution

2 Citations (Scopus)


A novel bit-level systolic array architecture for implementing IIR (infinite-impulse response) filter sections is presented. A first-order section achieves a latency of only two clock cycles by using a radix-2 redundant number representation, performing the recursive computation most significant digit first, and feeding back each digit of the result as soon as it is available. The design is extended to produce a building block from which second- and higher-order sections can be connected.
Original languageEnglish
Title of host publicationIEEE Computer Society Press, Intl. Conf. on Systolic Arrays, eds. K Bromley, E S Swartzlander Jr and S Y Kung
Number of pages11
Publication statusPublished - 01 Jan 1988


Dive into the research topics of 'Bit-level systolic arrays for IIR filtering.'. Together they form a unique fingerprint.

Cite this