CMOS IMPLEMENTATION OF A SYSTOLIC MULTI-BIT CONVOLVER CHIP.

R.A. Evans; D. Wood; K. Wood; J.V. McCanny; J.G. McWhirter; A.P.H. McCabe

CMOS IMPLEMENTATION OF A SYSTOLIC MULTI-BIT CONVOLVER CHIP.

R.A. Evans, D. Wood, K. Wood, J.V. McCanny, J.G. McWhirter, A.P.H. McCabe

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

The implementation of a multi-bit convolver chip based on a systolic array is described. The convolver is fabricated on a 7mm multiplied by 8mm CMOS chip and operates on 8-bit serial data and coefficient words. It has a length of 17 stages, and this is cascadable. The circuit can be clocked at more than 20 MHz giving a data throughput rate of greater than 1 Mword/s. Details of important implementation decisions and a summary of chip characteristics are given together with the advantages which the systolic approach has afforded to the design process.

Original language	English
Title of host publication	" VLSI 83, Trondheim, Norway 1983, North Holland
Pages	227-235
Number of pages	9
Publication status	Published - 01 Jan 1983

Cite this

@inproceedings{62f51a1540dc401bb88e689abf606d27,

title = "CMOS IMPLEMENTATION OF A SYSTOLIC MULTI-BIT CONVOLVER CHIP.",

abstract = "The implementation of a multi-bit convolver chip based on a systolic array is described. The convolver is fabricated on a 7mm multiplied by 8mm CMOS chip and operates on 8-bit serial data and coefficient words. It has a length of 17 stages, and this is cascadable. The circuit can be clocked at more than 20 MHz giving a data throughput rate of greater than 1 Mword/s. Details of important implementation decisions and a summary of chip characteristics are given together with the advantages which the systolic approach has afforded to the design process.",

author = "R.A. Evans and D. Wood and K. Wood and J.V. McCanny and J.G. McWhirter and A.P.H. McCabe",

year = "1983",

month = jan,

day = "1",

language = "English",

pages = "227--235",

booktitle = "{"} VLSI 83, Trondheim, Norway 1983, North Holland",

}

TY - GEN

T1 - CMOS IMPLEMENTATION OF A SYSTOLIC MULTI-BIT CONVOLVER CHIP.

AU - Evans, R.A.

AU - Wood, D.

AU - Wood, K.

AU - McCanny, J.V.

AU - McWhirter, J.G.

AU - McCabe, A.P.H.

PY - 1983/1/1

Y1 - 1983/1/1

N2 - The implementation of a multi-bit convolver chip based on a systolic array is described. The convolver is fabricated on a 7mm multiplied by 8mm CMOS chip and operates on 8-bit serial data and coefficient words. It has a length of 17 stages, and this is cascadable. The circuit can be clocked at more than 20 MHz giving a data throughput rate of greater than 1 Mword/s. Details of important implementation decisions and a summary of chip characteristics are given together with the advantages which the systolic approach has afforded to the design process.

AB - The implementation of a multi-bit convolver chip based on a systolic array is described. The convolver is fabricated on a 7mm multiplied by 8mm CMOS chip and operates on 8-bit serial data and coefficient words. It has a length of 17 stages, and this is cascadable. The circuit can be clocked at more than 20 MHz giving a data throughput rate of greater than 1 Mword/s. Details of important implementation decisions and a summary of chip characteristics are given together with the advantages which the systolic approach has afforded to the design process.

UR - http://www.scopus.com/inward/record.url?partnerID=yv4JPVwI&eid=2-s2.0-0020874563&md5=efb504423ccf4d2c7662c4799cf35cf9

M3 - Conference contribution

AN - SCOPUS:0020874563

SP - 227

EP - 235

BT - " VLSI 83, Trondheim, Norway 1983, North Holland

ER -

CMOS IMPLEMENTATION OF A SYSTOLIC MULTI-BIT CONVOLVER CHIP.

Abstract

Other files and links

Fingerprint

Cite this