COMPLETELY ITERATIVE, PIPELINED MULTIPLIER ARRAY SUITABLE FOR VLSI.

John V. McCanny; John G. McWhirter

COMPLETELY ITERATIVE, PIPELINED MULTIPLIER ARRAY SUITABLE FOR VLSI.

Research output: Contribution to journal › Article › peer-review

Abstract

A pipelined array multiplier which has been derived by applying 'systolic array' principles at the bit level is described. Attention is focused on a circuit which is used to multiply streams of parallel unsigned data. Then an algorithm is given which demonstrates that, with only a simple modification to the basic cell, the same array can cope with two's complement numbers. The resulting structure has a number of features whch make it attractive to LSI and VLSI. These include regularity and modularity.

Original language	English
Pages (from-to)	40-46
Number of pages	7
Journal	IEE proceedings. Part G. Electronic circuits and systems
Volume	129
Issue number	2
Publication status	Published - 01 Apr 1982

Bibliographical note

Access to Document

Publication in Scopus

Fingerprint Dive into the research topics of 'COMPLETELY ITERATIVE, PIPELINED MULTIPLIER ARRAY SUITABLE FOR VLSI.'. Together they form a unique fingerprint.

Cite this

@article{eb289fae9acd46cd9d8306d4faa592ec,

title = "COMPLETELY ITERATIVE, PIPELINED MULTIPLIER ARRAY SUITABLE FOR VLSI.",

abstract = "A pipelined array multiplier which has been derived by applying 'systolic array' principles at the bit level is described. Attention is focused on a circuit which is used to multiply streams of parallel unsigned data. Then an algorithm is given which demonstrates that, with only a simple modification to the basic cell, the same array can cope with two's complement numbers. The resulting structure has a number of features whch make it attractive to LSI and VLSI. These include regularity and modularity.",

author = "McCanny, {John V.} and McWhirter, {John G.}",

year = "1982",

month = apr,

day = "1",

language = "English",

volume = "129",

pages = "40--46",

journal = "IEE proceedings. Part G. Electronic circuits and systems",

issn = "0143-7089",

publisher = "Institute of Electrical Engineers",

number = "2",

}

TY - JOUR

T1 - COMPLETELY ITERATIVE, PIPELINED MULTIPLIER ARRAY SUITABLE FOR VLSI.

AU - McCanny, John V.

AU - McWhirter, John G.

PY - 1982/4/1

Y1 - 1982/4/1

N2 - A pipelined array multiplier which has been derived by applying 'systolic array' principles at the bit level is described. Attention is focused on a circuit which is used to multiply streams of parallel unsigned data. Then an algorithm is given which demonstrates that, with only a simple modification to the basic cell, the same array can cope with two's complement numbers. The resulting structure has a number of features whch make it attractive to LSI and VLSI. These include regularity and modularity.

AB - A pipelined array multiplier which has been derived by applying 'systolic array' principles at the bit level is described. Attention is focused on a circuit which is used to multiply streams of parallel unsigned data. Then an algorithm is given which demonstrates that, with only a simple modification to the basic cell, the same array can cope with two's complement numbers. The resulting structure has a number of features whch make it attractive to LSI and VLSI. These include regularity and modularity.

UR - http://www.scopus.com/inward/record.url?partnerID=yv4JPVwI&eid=2-s2.0-0020113032&md5=d5e25b090f90d6d6e48dfbcda52f57a6

M3 - Article

AN - SCOPUS:0020113032

VL - 129

SP - 40

EP - 46

JO - IEE proceedings. Part G. Electronic circuits and systems

JF - IEE proceedings. Part G. Electronic circuits and systems

SN - 0143-7089

IS - 2

ER -