CORDIC based application-specific instruction set processor for QRD/SVD

Zhao Hui Liu, Kevin Dickson, John McCanny

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

An application specific programmable processor (ASIP) suitable for the real-time implementation of matrix computations such as Singular Value and QR Decomposition is presented. The processor incorporates facilities for the issue of parallel instructions and a dual-bus architecture that are designed to achieve high performance. Internally, it uses a CORDIC module to perform arithmetic operations, with pipelining of the internal recursive loop exploited to multiplex the two independent micro-rotations onto a single piece of hardware. The net result is a flexible processing element whose functionality can be changed under program control, which combines high performance with efficient silicon implementation. This is illustrated through the results of a detailed silicon design study and the applications of the techniques to a combined SVD/QRD system.
Original languageEnglish
Pages (from-to)1456-1460
Number of pages5
JournalConference Record of the Asilomar Conference on Signals, Systems and Computers
Volume2
Publication statusPublished - Nov 2003
EventAsilomar Conference on Signals, Systems & Computers - Pacific Grove, California, United States
Duration: 01 Nov 200301 Nov 2003

Bibliographical note

Copyright 2008 Elsevier B.V., All rights reserved.

ASJC Scopus subject areas

  • Hardware and Architecture
  • Signal Processing
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'CORDIC based application-specific instruction set processor for QRD/SVD'. Together they form a unique fingerprint.

  • Cite this