Design and Analysis of Majority Logic Based Approximate Adders and Multipliers

Weiqiang Liu, Tingting Zhang, Emma McLarnon, Maire O'Neill, Paolo Montuschi, Fabrizio Lombardi

Research output: Contribution to journalArticlepeer-review

8 Citations (Scopus)
412 Downloads (Pure)

Abstract

As a new paradigm for nanoscale technologies, approximate computing deals with error tolerance in the computational process to improve performance and reduce power consumption. Majority logic (ML) is applicable to many emerging nanotechnologies; its basic building block (the 3-input majority voter, MV) has been extensively used for digital circuit design. In this paper, designs of approximate adders and multipliers based on ML are proposed; the proposed multipliers utilize approximate compressors and a reduction circuitry with so-called complement bits. An influence factor is defined and analyzed to assess the importance of different complement bits depending on the size of the multiplier; a scheme for selection of the complement bits is also presented. The proposed designs are evaluated using hardware metrics (such delay and gate complexity) as well as error metrics. Compared with other ML-based designs found in the technical literature, the proposed designs are found to offer superior performance. Case studies of error-resilient applications are also presented to show the validity of the proposed designs.
Original languageEnglish
JournalIEEE Transactions on Emerging Topics in Computing (TETC)
Early online date17 Jul 2019
DOIs
Publication statusEarly online date - 17 Jul 2019

Fingerprint Dive into the research topics of 'Design and Analysis of Majority Logic Based Approximate Adders and Multipliers'. Together they form a unique fingerprint.

Cite this