Dynamic global security-aware synthesis using System-C

Frank Burns, Julian Murphy, Delong Shang, Albert Kolemans

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

A dynamic global security-aware synthesis flow using the SystemC language is presented. SystemC security models are first specified at the system or behavioural level using a library of SystemC behavioural descriptions which provide for the reuse and extension of security modules. At the core of the system is incorporated a global security-aware scheduling algorithm which allows for scheduling to a mixture of components of varying security level. The output from the scheduler is translated into annotated nets which are subsequently passed to allocation, optimisation and mapping tools for mapping into circuits. The synthesised circuits incorporate asynchronous secure power-balanced and fault-protected components. Results show that the approach offers robust implementations and efficient security/area trade-offs leading to significant improvements in turnover.
Original languageEnglish
Pages (from-to)405-413
Number of pages9
JournalIET COMPUTERS AND DIGITAL TECHNIQUES
Volume1
Issue number4
DOIs
Publication statusPublished - Jul 2007

Fingerprint

Networks (circuits)
Scheduling algorithms
Scheduling

Cite this

Burns, Frank ; Murphy, Julian ; Shang, Delong ; Kolemans, Albert. / Dynamic global security-aware synthesis using System-C. In: IET COMPUTERS AND DIGITAL TECHNIQUES. 2007 ; Vol. 1, No. 4. pp. 405-413.
@article{dd3ab3454f0e4c299095169239b6361e,
title = "Dynamic global security-aware synthesis using System-C",
abstract = "A dynamic global security-aware synthesis flow using the SystemC language is presented. SystemC security models are first specified at the system or behavioural level using a library of SystemC behavioural descriptions which provide for the reuse and extension of security modules. At the core of the system is incorporated a global security-aware scheduling algorithm which allows for scheduling to a mixture of components of varying security level. The output from the scheduler is translated into annotated nets which are subsequently passed to allocation, optimisation and mapping tools for mapping into circuits. The synthesised circuits incorporate asynchronous secure power-balanced and fault-protected components. Results show that the approach offers robust implementations and efficient security/area trade-offs leading to significant improvements in turnover.",
author = "Frank Burns and Julian Murphy and Delong Shang and Albert Kolemans",
year = "2007",
month = "7",
doi = "10.1049/iet-cdt:20060121",
language = "English",
volume = "1",
pages = "405--413",
journal = "IET COMPUTERS AND DIGITAL TECHNIQUES",
issn = "1751-8601",
publisher = "Institution of Engineering and Technology",
number = "4",

}

Dynamic global security-aware synthesis using System-C. / Burns, Frank; Murphy, Julian; Shang, Delong; Kolemans, Albert.

In: IET COMPUTERS AND DIGITAL TECHNIQUES, Vol. 1, No. 4, 07.2007, p. 405-413.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Dynamic global security-aware synthesis using System-C

AU - Burns, Frank

AU - Murphy, Julian

AU - Shang, Delong

AU - Kolemans, Albert

PY - 2007/7

Y1 - 2007/7

N2 - A dynamic global security-aware synthesis flow using the SystemC language is presented. SystemC security models are first specified at the system or behavioural level using a library of SystemC behavioural descriptions which provide for the reuse and extension of security modules. At the core of the system is incorporated a global security-aware scheduling algorithm which allows for scheduling to a mixture of components of varying security level. The output from the scheduler is translated into annotated nets which are subsequently passed to allocation, optimisation and mapping tools for mapping into circuits. The synthesised circuits incorporate asynchronous secure power-balanced and fault-protected components. Results show that the approach offers robust implementations and efficient security/area trade-offs leading to significant improvements in turnover.

AB - A dynamic global security-aware synthesis flow using the SystemC language is presented. SystemC security models are first specified at the system or behavioural level using a library of SystemC behavioural descriptions which provide for the reuse and extension of security modules. At the core of the system is incorporated a global security-aware scheduling algorithm which allows for scheduling to a mixture of components of varying security level. The output from the scheduler is translated into annotated nets which are subsequently passed to allocation, optimisation and mapping tools for mapping into circuits. The synthesised circuits incorporate asynchronous secure power-balanced and fault-protected components. Results show that the approach offers robust implementations and efficient security/area trade-offs leading to significant improvements in turnover.

U2 - 10.1049/iet-cdt:20060121

DO - 10.1049/iet-cdt:20060121

M3 - Article

VL - 1

SP - 405

EP - 413

JO - IET COMPUTERS AND DIGITAL TECHNIQUES

JF - IET COMPUTERS AND DIGITAL TECHNIQUES

SN - 1751-8601

IS - 4

ER -