Error analysis of FFT architectures for digital video applications

Colin C.W. Hui; Tiong Jiu Ding; John V. McCanny; Roger F. Woods

Error analysis of FFT architectures for digital video applications

Colin C.W. Hui, Tiong Jiu Ding, John V. McCanny, Roger F. Woods

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

This paper describes how worst-case error analysis can be applied to solve some of the practical issues in the development and implementation of a low power, high performance radix-4 FFT chip for digital video applications. The chip has been fabricated using a 0.6 µm CMOS technology and can perform a 64 point complex forward or inverse FFT on real-time video at up to 18 Megasamples per second. It comprises 0.5 million transistors in a die area of 7.8×8 mm and dissipates 1 W, leading to a cost-effective silicon solution for high quality video processing applications. The analysis focuses on the effect that different radix-4 architectural configurations and finite wordlengths has on the FFT output dynamic range. These issues are addressed using both mathematical error models and through extensive simulation.

Original language	English
Title of host publication	IEEE International Conference on Circuits and Systems
Pages	820-823
Number of pages	4
Volume	2
Publication status	Published - 01 Jan 1996

Bibliographical note

Cite this

@inproceedings{9ba413dfbbb34c73838fd3d413787fff,

title = "Error analysis of FFT architectures for digital video applications",

abstract = "This paper describes how worst-case error analysis can be applied to solve some of the practical issues in the development and implementation of a low power, high performance radix-4 FFT chip for digital video applications. The chip has been fabricated using a 0.6 µm CMOS technology and can perform a 64 point complex forward or inverse FFT on real-time video at up to 18 Megasamples per second. It comprises 0.5 million transistors in a die area of 7.8×8 mm and dissipates 1 W, leading to a cost-effective silicon solution for high quality video processing applications. The analysis focuses on the effect that different radix-4 architectural configurations and finite wordlengths has on the FFT output dynamic range. These issues are addressed using both mathematical error models and through extensive simulation.",

author = "Hui, {Colin C.W.} and Ding, {Tiong Jiu} and McCanny, {John V.} and Woods, {Roger F.}",

year = "1996",

month = jan,

day = "1",

language = "English",

volume = "2",

pages = "820--823",

booktitle = "IEEE International Conference on Circuits and Systems",

}

TY - GEN

T1 - Error analysis of FFT architectures for digital video applications

AU - Hui, Colin C.W.

AU - Ding, Tiong Jiu

AU - McCanny, John V.

AU - Woods, Roger F.

PY - 1996/1/1

Y1 - 1996/1/1

N2 - This paper describes how worst-case error analysis can be applied to solve some of the practical issues in the development and implementation of a low power, high performance radix-4 FFT chip for digital video applications. The chip has been fabricated using a 0.6 µm CMOS technology and can perform a 64 point complex forward or inverse FFT on real-time video at up to 18 Megasamples per second. It comprises 0.5 million transistors in a die area of 7.8×8 mm and dissipates 1 W, leading to a cost-effective silicon solution for high quality video processing applications. The analysis focuses on the effect that different radix-4 architectural configurations and finite wordlengths has on the FFT output dynamic range. These issues are addressed using both mathematical error models and through extensive simulation.

AB - This paper describes how worst-case error analysis can be applied to solve some of the practical issues in the development and implementation of a low power, high performance radix-4 FFT chip for digital video applications. The chip has been fabricated using a 0.6 µm CMOS technology and can perform a 64 point complex forward or inverse FFT on real-time video at up to 18 Megasamples per second. It comprises 0.5 million transistors in a die area of 7.8×8 mm and dissipates 1 W, leading to a cost-effective silicon solution for high quality video processing applications. The analysis focuses on the effect that different radix-4 architectural configurations and finite wordlengths has on the FFT output dynamic range. These issues are addressed using both mathematical error models and through extensive simulation.

UR - http://www.scopus.com/inward/record.url?partnerID=yv4JPVwI&eid=2-s2.0-0030372973&md5=c36e7ed41fd73c7e31ae1f7758559844

M3 - Conference contribution

AN - SCOPUS:0030372973

VL - 2

SP - 820

EP - 823

BT - IEEE International Conference on Circuits and Systems

ER -

Error analysis of FFT architectures for digital video applications

Abstract

Bibliographical note

Other files and links

Fingerprint

Cite this