FPGA-based processor acceleration for image processing applications

Fahad Siddiqui, Sam Amiri, Umar Ibrahim Minhas, Tiantai Deng, Roger Woods, Karen Rafferty, Daniel Crookes

Research output: Contribution to journalArticlepeer-review

9 Citations (Scopus)
518 Downloads (Pure)


FPGA-based embedded image processing systems offer considerable computing resources but present programming challenges when compared to software systems. The paper describes an approach based on an FPGA-based soft processor called Image Processing Processor (IPPro) which can operate up to 337 MHz on a high-end Xilinx FPGA family and gives details of the dataflow-based programming environment. The approach is demonstrated for a k-means clustering operation and a traffic sign recognition application, both of which have been prototyped on an Avnet Zedboard that has Xilinx Zynq-7000 system-on-chip (SoC). A number of parallel dataflow mapping options were explored giving a speed-up of 8 times for the k-means clustering using 16 IPPro cores, and a speed-up of 9.6 times for the morphology filter operation of the traffic sign recognition using 16 IPPro cores compared to their equivalent ARM-based software implementations. We show that for k-means clustering, the 16 IPPro cores implementation is 57, 28 and 1.7 times more power efficient (fps/W) than ARM Cortex-A7 CPU, nVIDIA GeForce GTX980 GPU and ARM Mali-T628 embedded GPU respectively.
Original languageEnglish
Article number16
Number of pages22
JournalJournal of Imaging
Issue number1
Publication statusPublished - 13 Jan 2019


  • FPGA
  • Hardware acceleration
  • Heterogeneous computing
  • Image processing
  • Processor architectures
  • Zynq
  • CPU
  • GPU

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Signal Processing
  • Architecture


Dive into the research topics of 'FPGA-based processor acceleration for image processing applications'. Together they form a unique fingerprint.

Cite this