A full hardware implementation of a Weighted Fair Queuing (WFQ) packet scheduler is proposed. The circuit architecture presented has been implemented using Altera Stratix II FPGA technology, utilizing RLDII and QDRII memory components. The circuit can provide fine granularity Quality of Service (QoS) support at a line throughput rate of 12.8Gb/s in its current implementation. The authors suggest that, due to the flexible and scalable modular circuit design approach used, the current circuit architecture can be targeted for a full ASIC implementation to deliver 50 Gb/s throughput. The circuit itself comprises three main components; a WFQ algorithm computation circuit, a tag/time-stamp sort and retrieval circuit, and a high throughput shared buffer. The circuit targets the support of emerging wireline and wireless network nodes that focus on Service Level Agreements (SLA's) and Quality of Experience.
ASJC Scopus subject areas
- Hardware and Architecture
- Electrical and Electronic Engineering
Sezer, S., McLaughlin, K., Burns, D., Toal, C., & McKillen, C. (2012). Fully hardware based WFQ architecture for high-speed QoS packet scheduling. Integration, the VLSI Journal, 45(1), 99-109. https://doi.org/10.1016/j.vlsi.2011.01.001