Fully hardware based WFQ architecture for high-speed QoS packet scheduling

Sakir Sezer; Kieran McLaughlin; Dwayne Burns; Ciaran Toal; Colm McKillen

doi:10.1016/j.vlsi.2011.01.001

Fully hardware based WFQ architecture for high-speed QoS packet scheduling

Sakir Sezer, Kieran McLaughlin, Dwayne Burns, Ciaran Toal, Colm McKillen

Research output: Contribution to journal › Article

11 Citations (Scopus)

36 Downloads (Pure)

Abstract

A full hardware implementation of a Weighted Fair Queuing (WFQ) packet scheduler is proposed. The circuit architecture presented has been implemented using Altera Stratix II FPGA technology, utilizing RLDII and QDRII memory components. The circuit can provide fine granularity Quality of Service (QoS) support at a line throughput rate of 12.8Gb/s in its current implementation. The authors suggest that, due to the flexible and scalable modular circuit design approach used, the current circuit architecture can be targeted for a full ASIC implementation to deliver 50 Gb/s throughput. The circuit itself comprises three main components; a WFQ algorithm computation circuit, a tag/time-stamp sort and retrieval circuit, and a high throughput shared buffer. The circuit targets the support of emerging wireline and wireless network nodes that focus on Service Level Agreements (SLA's) and Quality of Experience.

Original language	English
Pages (from-to)	99-109
Number of pages	11
Journal	Integration, the VLSI Journal
Volume	45
Issue number	1
DOIs	https://doi.org/10.1016/j.vlsi.2011.01.001
Publication status	Published - Jan 2012

ASJC Scopus subject areas

Hardware and Architecture
Software
Electrical and Electronic Engineering

Access to Document

10.1016/j.vlsi.2011.01.001

Fingerprint Dive into the research topics of 'Fully hardware based WFQ architecture for high-speed QoS packet scheduling'. Together they form a unique fingerprint.

Cite this

Sezer, S., McLaughlin, K., Burns, D., Toal, C., & McKillen, C. (2012). Fully hardware based WFQ architecture for high-speed QoS packet scheduling. Integration, the VLSI Journal, 45(1), 99-109. https://doi.org/10.1016/j.vlsi.2011.01.001

@article{5ff4c8d57b3945efaee6b3b1d1654813,

title = "Fully hardware based WFQ architecture for high-speed QoS packet scheduling",

abstract = "A full hardware implementation of a Weighted Fair Queuing (WFQ) packet scheduler is proposed. The circuit architecture presented has been implemented using Altera Stratix II FPGA technology, utilizing RLDII and QDRII memory components. The circuit can provide fine granularity Quality of Service (QoS) support at a line throughput rate of 12.8Gb/s in its current implementation. The authors suggest that, due to the flexible and scalable modular circuit design approach used, the current circuit architecture can be targeted for a full ASIC implementation to deliver 50 Gb/s throughput. The circuit itself comprises three main components; a WFQ algorithm computation circuit, a tag/time-stamp sort and retrieval circuit, and a high throughput shared buffer. The circuit targets the support of emerging wireline and wireless network nodes that focus on Service Level Agreements (SLA's) and Quality of Experience.",

author = "Sakir Sezer and Kieran McLaughlin and Dwayne Burns and Ciaran Toal and Colm McKillen",

year = "2012",

month = jan,

doi = "10.1016/j.vlsi.2011.01.001",

language = "English",

volume = "45",

pages = "99--109",

journal = "Integration",

issn = "0167-9260",

publisher = "Elsevier",

number = "1",

}

TY - JOUR

T1 - Fully hardware based WFQ architecture for high-speed QoS packet scheduling

AU - Sezer, Sakir

AU - McLaughlin, Kieran

AU - Burns, Dwayne

AU - Toal, Ciaran

AU - McKillen, Colm

PY - 2012/1

Y1 - 2012/1

N2 - A full hardware implementation of a Weighted Fair Queuing (WFQ) packet scheduler is proposed. The circuit architecture presented has been implemented using Altera Stratix II FPGA technology, utilizing RLDII and QDRII memory components. The circuit can provide fine granularity Quality of Service (QoS) support at a line throughput rate of 12.8Gb/s in its current implementation. The authors suggest that, due to the flexible and scalable modular circuit design approach used, the current circuit architecture can be targeted for a full ASIC implementation to deliver 50 Gb/s throughput. The circuit itself comprises three main components; a WFQ algorithm computation circuit, a tag/time-stamp sort and retrieval circuit, and a high throughput shared buffer. The circuit targets the support of emerging wireline and wireless network nodes that focus on Service Level Agreements (SLA's) and Quality of Experience.

AB - A full hardware implementation of a Weighted Fair Queuing (WFQ) packet scheduler is proposed. The circuit architecture presented has been implemented using Altera Stratix II FPGA technology, utilizing RLDII and QDRII memory components. The circuit can provide fine granularity Quality of Service (QoS) support at a line throughput rate of 12.8Gb/s in its current implementation. The authors suggest that, due to the flexible and scalable modular circuit design approach used, the current circuit architecture can be targeted for a full ASIC implementation to deliver 50 Gb/s throughput. The circuit itself comprises three main components; a WFQ algorithm computation circuit, a tag/time-stamp sort and retrieval circuit, and a high throughput shared buffer. The circuit targets the support of emerging wireline and wireless network nodes that focus on Service Level Agreements (SLA's) and Quality of Experience.

U2 - 10.1016/j.vlsi.2011.01.001

DO - 10.1016/j.vlsi.2011.01.001

M3 - Article

VL - 45

SP - 99

EP - 109

JO - Integration

JF - Integration

SN - 0167-9260

IS - 1

ER -