Fully hardware based WFQ architecture for high-speed QoS packet scheduling

Sakir Sezer, Kieran McLaughlin, Dwayne Burns, Ciaran Toal, Colm McKillen

Research output: Contribution to journalArticlepeer-review

11 Citations (Scopus)
36 Downloads (Pure)


A full hardware implementation of a Weighted Fair Queuing (WFQ) packet scheduler is proposed. The circuit architecture presented has been implemented using Altera Stratix II FPGA technology, utilizing RLDII and QDRII memory components. The circuit can provide fine granularity Quality of Service (QoS) support at a line throughput rate of 12.8Gb/s in its current implementation. The authors suggest that, due to the flexible and scalable modular circuit design approach used, the current circuit architecture can be targeted for a full ASIC implementation to deliver 50 Gb/s throughput. The circuit itself comprises three main components; a WFQ algorithm computation circuit, a tag/time-stamp sort and retrieval circuit, and a high throughput shared buffer. The circuit targets the support of emerging wireline and wireless network nodes that focus on Service Level Agreements (SLA's) and Quality of Experience.
Original languageEnglish
Pages (from-to)99-109
Number of pages11
JournalIntegration, the VLSI Journal
Issue number1
Publication statusPublished - Jan 2012

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software
  • Electrical and Electronic Engineering


Dive into the research topics of 'Fully hardware based WFQ architecture for high-speed QoS packet scheduling'. Together they form a unique fingerprint.

Cite this