Generic Architecture and Semiconductor Intellectual Property Cores for Avanced Encryption Standard Cryptography

Research output: Contribution to journalArticlepeer-review

12 Citations (Scopus)


A generic architecture for implementing the advanced encryption standard (AES) encryption algorithm in silicon is proposed. This allows the instantiation of a wide range of chip specifications, with these taking the form of semiconductor intellectual property (IP) cores. Cores implemented from this architecture can perform both encryption and decryption and support four modes of operation: (i) electronic codebook mode; (ii) output feedback mode; (iii) cipher block chaining mode; and (iv) ciphertext feedback mode. Chip designs can also be generated to cover all three AES key lengths, namely 128 bits, 192 bits and 256 bits. On-the-fly generation of the round keys required during decryption is also possible. The general, flexible and multi-functional nature of the approach described contrasts with previous designs which, to date, have been focused on specific implementations. The presented ideas are demonstrated by implementation in FPGA technology. However, the architecture and IP cores derived from this are easily migratable to other silicon technologies including ASIC and PLD and are capable of covering a wide range of modem communication systems cryptographic requirements. Moreover, the designs produced have a gate count and throughput comparable with or better than the previous one-off solutions.

Original languageEnglish
Pages (from-to)239-244
Number of pages6
JournalIEE Proceedings - Computers and Digital Techniques
Issue number4
Publication statusPublished - Jul 2003

ASJC Scopus subject areas

  • Computational Theory and Mathematics
  • Hardware and Architecture
  • Theoretical Computer Science


Dive into the research topics of 'Generic Architecture and Semiconductor Intellectual Property Cores for Avanced Encryption Standard Cryptography'. Together they form a unique fingerprint.

Cite this