Hardware Performance Analysis of the SHACAL-2 Encryption Algorithm

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)


A hardware performance analysis of the SHACAL-2 encryption algorithm is presented in this paper. SHACAL-2 was one of four symmetric key algorithms chosen in the New European Schemes for Signatures, Integrity and Encryption (NESSIE) initiative in 2003. The paper describes a fully pipelined encryption SHACAL-2 architecture implemented on a Xilinx Field Programmable Gate Array (FPGA) device that achieves a throughput of over 25 Gbps. This is the fastest private key encryption algorithm architecture currently available. The SHACAL-2 decryption algorithm is also defined in the paper as it was not provided in the NESSIE submission.
Original languageEnglish
Pages (from-to)478-484
Number of pages7
JournalIEE Proceedings - Circuits, Devices and Systems
Volume152 (5)
Issue number5
Publication statusPublished - Oct 2005

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'Hardware Performance Analysis of the SHACAL-2 Encryption Algorithm'. Together they form a unique fingerprint.

Cite this