Hierarchical VHDL libraries for DSP ASIC design

John McCanny, Douglas Ridge, Yi Hu, Jill Hunter

Research output: Contribution to journalArticlepeer-review

19 Citations (Scopus)


Methods are presented for the rapid design of DSP ASICs based on the use of hierarchical VHDL libraries. These are portable across many silicon foundries and allow complex DSP silicon systems to be developed in a fraction of the time normally required. Resulting designs are highly competitive with ones created using conventional methods. The approach is illustrated by its application to ADPCM codec and DCT cores.
Original languageEnglish
Pages (from-to)675-678
Number of pages4
JournalICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
Publication statusPublished - 01 Jan 1997

Bibliographical note

Copyright 2004 Elsevier Science B.V., Amsterdam. All rights reserved.


Dive into the research topics of 'Hierarchical VHDL libraries for DSP ASIC design'. Together they form a unique fingerprint.

Cite this