High-performance 3D median filter architecture for medical image despeckling

M. Jiang; Daniel Crookes

doi:10.1049/el:20062357

High-performance 3D median filter architecture for medical image despeckling

M. Jiang, Daniel Crookes

Research output: Contribution to journal › Article › peer-review

13 Citations (Scopus)

Abstract

A high-sample rate 3D median filtering processor architecture is proposed, based on a novel 3D median filtering algorithm, that can reduce the computing complexity in comparison with the traditional bubble sorting algorithm. A 3 x 3 x 3 filter processor is implemented in VHDL, and the simulation verifies that the processor can process a 128 x 128 x 96 MRI image in 0.03 seconds while running at 50 MHz.

Original language	English
Pages (from-to)	1379-1381
Number of pages	3
Journal	Electronics Letters
Volume	42
Issue number	24
DOIs	https://doi.org/10.1049/el:20062357
Publication status	Published - 2006

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1049/el:20062357

Cite this

@article{320bfb866f224494ad9f6c6e6f6b0725,

title = "High-performance 3D median filter architecture for medical image despeckling",

abstract = "A high-sample rate 3D median filtering processor architecture is proposed, based on a novel 3D median filtering algorithm, that can reduce the computing complexity in comparison with the traditional bubble sorting algorithm. A 3 x 3 x 3 filter processor is implemented in VHDL, and the simulation verifies that the processor can process a 128 x 128 x 96 MRI image in 0.03 seconds while running at 50 MHz.",

author = "M. Jiang and Daniel Crookes",

year = "2006",

doi = "10.1049/el:20062357",

language = "English",

volume = "42",

pages = "1379--1381",

journal = "Electronics Letters",

issn = "0013-5194",

publisher = "John Wiley & Sons Inc.",

number = "24",

}

TY - JOUR

T1 - High-performance 3D median filter architecture for medical image despeckling

AU - Jiang, M.

AU - Crookes, Daniel

PY - 2006

Y1 - 2006

N2 - A high-sample rate 3D median filtering processor architecture is proposed, based on a novel 3D median filtering algorithm, that can reduce the computing complexity in comparison with the traditional bubble sorting algorithm. A 3 x 3 x 3 filter processor is implemented in VHDL, and the simulation verifies that the processor can process a 128 x 128 x 96 MRI image in 0.03 seconds while running at 50 MHz.

AB - A high-sample rate 3D median filtering processor architecture is proposed, based on a novel 3D median filtering algorithm, that can reduce the computing complexity in comparison with the traditional bubble sorting algorithm. A 3 x 3 x 3 filter processor is implemented in VHDL, and the simulation verifies that the processor can process a 128 x 128 x 96 MRI image in 0.03 seconds while running at 50 MHz.

UR - http://www.scopus.com/inward/record.url?scp=33751551190&partnerID=8YFLogxK

U2 - 10.1049/el:20062357

DO - 10.1049/el:20062357

M3 - Article

SN - 0013-5194

VL - 42

SP - 1379

EP - 1381

JO - Electronics Letters

JF - Electronics Letters

IS - 24

ER -

High-performance 3D median filter architecture for medical image despeckling

Abstract

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this