High-performance FPGA implementation of DES using a novel method for implementing the key schedule

Research output: Contribution to journalArticlepeer-review

35 Citations (Scopus)

Abstract

A generic, parameterisable key scheduling core is presented, which can be utilised in pipelinable private-key encryption algorithms. The data encryption standard (DES) algorithm, which lends itself readily to pipelining, is utilised to exemplify this novel key scheduling method and the broader applicability of the method to other encryption algorithms is illustrated. The DES design is implemented on Xilinx Virtex FPGA technology. Utilising the novel method, a 16-stage pipelined DES design is achieved, which can run at an encryption rate of 3.87 Gbit/s. This result is among the fastest hardware implementations and is a factor 28 times faster than software implementations.
Original languageEnglish
Pages (from-to)373-378
Number of pages6
JournalIEE Proceedings - Circuits, Devices and Systems
Volume150
Issue number5
DOIs
Publication statusPublished - Oct 2003

Bibliographical note

Copyright 2008 Elsevier B.V., All rights reserved.

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'High-performance FPGA implementation of DES using a novel method for implementing the key schedule'. Together they form a unique fingerprint.

Cite this