High performance VLSI architecture for Wave Digital Filtering

R.J. Singh, J.V. McCanny

Research output: Contribution to journalArticlepeer-review

7 Citations (Scopus)


The application of fine grain pipelining techniques in the design of high performance Wave Digital Filters (WDFs) is described. It is shown that significant increases in the sampling rate of bit parallel circuits can be achieved using most significant bit (msb) first arithmetic. A novel VLSI architecture for implementing two-port adaptor circuits is described which embodies these ideas. The circuit in question is highly regular, uses msb first arithmetic and is implemented using simple carry-save adders.
Original languageEnglish
Pages (from-to)269-278
Number of pages10
JournalJournal of VLSI signal processing systems for signal, image and video technology
Issue number4
Publication statusPublished - 01 Nov 1992

Bibliographical note

Copyright 2007 Elsevier B.V., All rights reserved.


Dive into the research topics of 'High performance VLSI architecture for Wave Digital Filtering'. Together they form a unique fingerprint.

Cite this