Highly efficient, limited range multipliers for LUT-based FPGA architectures

Research output: Contribution to journal › Article › peer-review

Original language	English
Pages (from-to)	1113-1118
Number of pages	6
Journal	IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume	12(10)
Issue number	10
DOIs	https://doi.org/10.1109/TVLSI.2004.833399
Publication status	Published - Oct 2004

ASJC Scopus subject areas

@article{211b2217cf764c299384423e44654ed1,

title = "Highly efficient, limited range multipliers for LUT-based FPGA architectures",

author = "Richard Turner and Roger Woods",

year = "2004",

month = oct,

doi = "10.1109/TVLSI.2004.833399",

language = "English",

volume = "12(10)",

pages = "1113--1118",

journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",

issn = "1063-8210",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "10",

}

TY - JOUR

T1 - Highly efficient, limited range multipliers for LUT-based FPGA architectures

AU - Turner, Richard

AU - Woods, Roger

PY - 2004/10

Y1 - 2004/10

UR - http://www.scopus.com/inward/record.url?scp=6344229354&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2004.833399

DO - 10.1109/TVLSI.2004.833399

M3 - Article

SN - 1063-8210

VL - 12(10)

SP - 1113

EP - 1118

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

IS - 10

ER -