Multiplier-less realization of a poly-phase filter using LUT-based FPGAs

Richard Turner, Roger Woods, T. Courtney

Research output: Contribution to journalArticlepeer-review

2 Citations (Scopus)

Abstract

In DSP applications such as fixed transforms and filtering, the full flexibility of a general-purpose multiplier is not required and only a limited range of values is needed on one of the multiplier inputs. A new design technique has been developed for deriving multipliers that operate on a limited range of multiplicands. This can be used to produce FPGA implementations of DSP systems where area is dramatically improved. The paper describes the technique and its application to the design of a poly-phase filter on a Virtex FPGA. A 62% area reduction and 7% speed increase is gained when compared to an equivalent design using general purpose multipliers. It is also compared favourably to other known fixed coefficient approaches.
Original languageEnglish
Pages (from-to)192-201
Number of pages10
JournalFIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS
Volume2438
Publication statusPublished - 2002

Fingerprint

Dive into the research topics of 'Multiplier-less realization of a poly-phase filter using LUT-based FPGAs'. Together they form a unique fingerprint.

Cite this