New algorithms and VLSI architectures for SRT division and square root

S.E. McQuillan, J.V. McCanny, R. Hamill

Research output: Chapter in Book/Report/Conference proceedingOther chapter contribution

19 Citations (Scopus)

Abstract

In real time digital signal processing, high performance modules for division and square root are essential if many powerful algorithms are to be implemented. In this paper, a new radix 2 algorithms for SRT division and square root are developed. For these new schemes, the result digits and the residuals are computed concurrently and the computations in adjacent rows are overlapped. Consequently, their performance should exceed that of the radix 2 SRT methods. VLSI array architectures to implement the new division and square root schemes are also presented.
Original languageEnglish
Title of host publicationProceedings - Symposium on Computer Arithmetic
Pages80-86
Number of pages7
Publication statusPublished - 01 Jan 1993

Fingerprint Dive into the research topics of 'New algorithms and VLSI architectures for SRT division and square root'. Together they form a unique fingerprint.

  • Cite this

    McQuillan, S. E., McCanny, J. V., & Hamill, R. (1993). New algorithms and VLSI architectures for SRT division and square root. In Proceedings - Symposium on Computer Arithmetic (pp. 80-86)