New algorithms and VLSI architectures for SRT division and square root

S.E. McQuillan; J.V. McCanny; R. Hamill

New algorithms and VLSI architectures for SRT division and square root

S.E. McQuillan, J.V. McCanny, R. Hamill

Research output: Chapter in Book/Report/Conference proceeding › Other chapter contribution

Abstract

In real time digital signal processing, high performance modules for division and square root are essential if many powerful algorithms are to be implemented. In this paper, a new radix 2 algorithms for SRT division and square root are developed. For these new schemes, the result digits and the residuals are computed concurrently and the computations in adjacent rows are overlapped. Consequently, their performance should exceed that of the radix 2 SRT methods. VLSI array architectures to implement the new division and square root schemes are also presented.

Original language	English
Title of host publication	Proceedings - Symposium on Computer Arithmetic
Pages	80-86
Number of pages	7
Publication status	Published - 01 Jan 1993

Cite this

@inbook{e93b62d2a15147e0b8a33427818e3cca,

title = "New algorithms and VLSI architectures for SRT division and square root",

abstract = "In real time digital signal processing, high performance modules for division and square root are essential if many powerful algorithms are to be implemented. In this paper, a new radix 2 algorithms for SRT division and square root are developed. For these new schemes, the result digits and the residuals are computed concurrently and the computations in adjacent rows are overlapped. Consequently, their performance should exceed that of the radix 2 SRT methods. VLSI array architectures to implement the new division and square root schemes are also presented.",

author = "S.E. McQuillan and J.V. McCanny and R. Hamill",

year = "1993",

month = jan,

day = "1",

language = "English",

pages = "80--86",

booktitle = "Proceedings - Symposium on Computer Arithmetic",

}

TY - CHAP

T1 - New algorithms and VLSI architectures for SRT division and square root

AU - McQuillan, S.E.

AU - McCanny, J.V.

AU - Hamill, R.

PY - 1993/1/1

Y1 - 1993/1/1

N2 - In real time digital signal processing, high performance modules for division and square root are essential if many powerful algorithms are to be implemented. In this paper, a new radix 2 algorithms for SRT division and square root are developed. For these new schemes, the result digits and the residuals are computed concurrently and the computations in adjacent rows are overlapped. Consequently, their performance should exceed that of the radix 2 SRT methods. VLSI array architectures to implement the new division and square root schemes are also presented.

AB - In real time digital signal processing, high performance modules for division and square root are essential if many powerful algorithms are to be implemented. In this paper, a new radix 2 algorithms for SRT division and square root are developed. For these new schemes, the result digits and the residuals are computed concurrently and the computations in adjacent rows are overlapped. Consequently, their performance should exceed that of the radix 2 SRT methods. VLSI array architectures to implement the new division and square root schemes are also presented.

UR - http://www.scopus.com/inward/record.url?partnerID=yv4JPVwI&eid=2-s2.0-0027192467&md5=68d41494078537a88fbea26ef16daf89

M3 - Other chapter contribution

AN - SCOPUS:0027192467

SP - 80

EP - 86

BT - Proceedings - Symposium on Computer Arithmetic

ER -

New algorithms and VLSI architectures for SRT division and square root

Abstract

Other files and links

Fingerprint

Cite this