A novel most significant digit first CORDIC architecture is presented that is suitable for the VLSI design of systolic array processor cells for performing QR decomposition. This is based on an on-line CORDIC algorithm with a constant scale factor and a latency independent of the wordlength. This has been derived through the extension of previously published CORDIC algorithms. It is shown that simplifying the calculation of convergence bounds also greatly simplifies the derivation of suitable VLSI architectures. Design studies, based on a 0.35-µ CMOS standard cell process, indicate that 20 such QR processor cells operating at rates suitable for radar beamfoming can be readily accommodated on a single chip.
Bibliographical noteCopyright 2007 Elsevier B.V., All rights reserved.
ASJC Scopus subject areas
- Signal Processing
- Electrical and Electronic Engineering
Hamill, R., McCanny, J. V., & Walke, R. (2000). Online CORDIC algorithm and VLSI architecture for implementing QR-array processors. IEEE Transactions on Signal Processing, 48(2), 592-598. https://doi.org/10.1109/78.823992