Optimized bit level architectures for IIR filtering

O.C. McNally, J.V. McCanny, R.F. Woods

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

Optimized circuits for implementing high-performance bit-parallel IIR filters are presented. Circuits constructed mainly from simple carry save adders and based on most-significant-bit (MSB) first arithmetic are described. Two methods resulting in systems which are 100% efficient in that they are capable of sampling data every cycle are presented. In the first approach the basic circuit is modified so that the level of pipelining used is compatible with the small, but fixed, latency associated with the computation in question. This is achieved through insertion of pipeline delays (half latches) on every second row of cells. This produces an area-efficient solution in which the throughput rate is determined by a critical path of 76 gate delays. A second approach combines the MSB first arithmetic methods with the scattered look-ahead methods. Important design issues are addressed, including wordlength truncation, overflow detection, and saturation.
Original languageEnglish
Title of host publicationProceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors
Place of PublicationLOS ALAMITOS
PublisherIEEE Computer Society
Pages302-306
Number of pages5
ISBN (Print)0-8186-2079-X
Publication statusPublished - 01 Sep 1990
Event1990 INTERNATIONAL CONF ON COMPUTER DESIGN : VLSI IN COMPUTERS AND PROCESSORS ( ICCD 90 ) - CAMBRIDGE, United States
Duration: 17 Sep 199019 Sep 1990

Conference

Conference1990 INTERNATIONAL CONF ON COMPUTER DESIGN : VLSI IN COMPUTERS AND PROCESSORS ( ICCD 90 )
CountryUnited States
CityCAMBRIDGE
Period17/09/199019/09/1990

Fingerprint Dive into the research topics of 'Optimized bit level architectures for IIR filtering'. Together they form a unique fingerprint.

  • Cite this

    McNally, O. C., McCanny, J. V., & Woods, R. F. (1990). Optimized bit level architectures for IIR filtering. In Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors (pp. 302-306). IEEE Computer Society.