This is the first paper to describe performance assessment of triple and double gate FinFETs for High Performance (HP), Low Operating Power (LOP) and Low Standby Power (LSTP) logic technologies is investigated. The impact of gate work-function, spacer width, lateral source/drain doping gradient, fin aspect ratio, fin thickness on device performance, has been analysed in detail and guidelines are presented to meet ITRS specification at 65 and 45 nm nodes. Optimal design of lateral source/drain doping profile can not only effectively control short channel effects, yielding low off-current, but also achieve low values of intrinsic gate delay.
ASJC Scopus subject areas
- Electrical and Electronic Engineering
- Materials Science(all)
- Electronic, Optical and Magnetic Materials
- Condensed Matter Physics
Kranti, A., & Armstrong, A. (2006). Performance assessment of nanoscale double- and triple- gate FinFETs. Semiconductor Science and Technology, 21(4)(4), 409-421. https://doi.org/10.1088/0268-1242/21/4/002