Rapid design of discrete orthonormal wavelet transforms

Shahid Masud, John V. McCanny

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)


A methodology which allows a non-specialist to rapidly design silicon wavelet transform cores has been developed. This methodology is based on a generic architecture utilizing time-interleaved coefficients for the wavelet transform filters. The architecture is scaleable and it has been parameterized in terms of wavelet family, wavelet type, data word length and coefficient word length. The control circuit is designed in such a way that the cores can also be cascaded without any interface glue logic for any desired level of decomposition. This parameterization allows the use of any orthonormal wavelet family thereby extending the design space for improved transformation from algorithm to silicon. Case studies for stand alone and cascaded silicon cores for single and multi-stage analysis respectively are reported. The typical design time to produce silicon layout of a wavelet based system has been reduced by an order of magnitude. The cores are comparable in area and performance to hand-crafted designs. The designs have been captured in VHDL so they are portable across a range of foundries and are also applicable to FPGA and PLD implementations.
Original languageEnglish
Pages (from-to)142-147
Number of pages6
JournalProceedings of the International Workshop on Rapid System Prototyping
Publication statusPublished - 01 Jan 1998

Bibliographical note

Copyright 2004 Elsevier Science B.V., Amsterdam. All rights reserved.

ASJC Scopus subject areas

  • Software
  • Safety, Risk, Reliability and Quality


Dive into the research topics of 'Rapid design of discrete orthonormal wavelet transforms'. Together they form a unique fingerprint.

Cite this