RC4-AccSuite: A Hardware Acceleration Suite for RC4-Like Stream Ciphers

Ayesha Khalid; Goutam Paul; Anupam Chattopadhyay

RC4-AccSuite: A Hardware Acceleration Suite for RC4-Like Stream Ciphers

Ayesha Khalid, Goutam Paul, Anupam Chattopadhyay

Research output: Contribution to journal › Article › peer-review

6 Citations (Scopus)

291 Downloads (Pure)

Abstract

We present RC4-AccSuite, a hardware accelerator, which combines the flexibility of an application specific instruction set processor and the performance of an application specific IC for the most widely deployed commercial stream cipher RC4 and its eight prominent variants, including Spritz (CRYPTO-2014 Rump-session). Our carefully designed instruction set architecture reuses combinational and sequential logic at its various pipeline stages and memories, saving up to 41% in terms of area, compared with the individual cores, while the power budget being dictated primarily by the variant used. Moreover, using state replication, noticeable throughput performance enhancement in RC4 variants is achieved. RC4-AccSuite possesses extensibility for future variants of RC4 with little or no tweaking.

Original language	English
Pages (from-to)	1072-1084
Number of pages	13
Journal	IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume	25
Issue number	3
Early online date	27 Sep 2016
Publication status	Published - Mar 2017

Keywords

Application specific IC (ASIC)
application specific instruction set processor (ASIP)
hardware accelerator
high throughput
RC4
stream cipher

ASJC Scopus subject areas

Software
Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

RC4-AccSuite: A Hardware Acceleration Suite for RC4-like Stream Ciphers
© 2018 IEEE. This work is made available online in accordance with the publisher’s policies. Please refer to any applicable terms of use of the publisher.
Accepted author manuscript, 2.1 MBLicence: Unspecified

Fingerprint Dive into the research topics of 'RC4-AccSuite: A Hardware Acceleration Suite for RC4-Like Stream Ciphers'. Together they form a unique fingerprint.

Ayesha Khalid
- a.khalid@qub.ac.uk
- School of Electronics, Electrical Engineering and Computer Science - Lecturer
- Institute of Electronics, Communications & Information Technology
Person: Academic

Cite this

@article{667995eb72fb4133806873ccac6b21db,

title = "RC4-AccSuite: A Hardware Acceleration Suite for RC4-Like Stream Ciphers",

abstract = "We present RC4-AccSuite, a hardware accelerator, which combines the flexibility of an application specific instruction set processor and the performance of an application specific IC for the most widely deployed commercial stream cipher RC4 and its eight prominent variants, including Spritz (CRYPTO-2014 Rump-session). Our carefully designed instruction set architecture reuses combinational and sequential logic at its various pipeline stages and memories, saving up to 41% in terms of area, compared with the individual cores, while the power budget being dictated primarily by the variant used. Moreover, using state replication, noticeable throughput performance enhancement in RC4 variants is achieved. RC4-AccSuite possesses extensibility for future variants of RC4 with little or no tweaking.",

keywords = "Application specific IC (ASIC), application specific instruction set processor (ASIP), hardware accelerator, high throughput, RC4, stream cipher",

author = "Ayesha Khalid and Goutam Paul and Anupam Chattopadhyay",

year = "2017",

month = mar,

language = "English",

volume = "25",

pages = "1072--1084",

journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",

issn = "1063-8210",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "3",

}

TY - JOUR

T1 - RC4-AccSuite: A Hardware Acceleration Suite for RC4-Like Stream Ciphers

AU - Khalid, Ayesha

AU - Paul, Goutam

AU - Chattopadhyay, Anupam

PY - 2017/3

Y1 - 2017/3

N2 - We present RC4-AccSuite, a hardware accelerator, which combines the flexibility of an application specific instruction set processor and the performance of an application specific IC for the most widely deployed commercial stream cipher RC4 and its eight prominent variants, including Spritz (CRYPTO-2014 Rump-session). Our carefully designed instruction set architecture reuses combinational and sequential logic at its various pipeline stages and memories, saving up to 41% in terms of area, compared with the individual cores, while the power budget being dictated primarily by the variant used. Moreover, using state replication, noticeable throughput performance enhancement in RC4 variants is achieved. RC4-AccSuite possesses extensibility for future variants of RC4 with little or no tweaking.

AB - We present RC4-AccSuite, a hardware accelerator, which combines the flexibility of an application specific instruction set processor and the performance of an application specific IC for the most widely deployed commercial stream cipher RC4 and its eight prominent variants, including Spritz (CRYPTO-2014 Rump-session). Our carefully designed instruction set architecture reuses combinational and sequential logic at its various pipeline stages and memories, saving up to 41% in terms of area, compared with the individual cores, while the power budget being dictated primarily by the variant used. Moreover, using state replication, noticeable throughput performance enhancement in RC4 variants is achieved. RC4-AccSuite possesses extensibility for future variants of RC4 with little or no tweaking.

KW - Application specific IC (ASIC)

KW - application specific instruction set processor (ASIP)

KW - hardware accelerator

KW - high throughput

KW - RC4

KW - stream cipher

M3 - Article

AN - SCOPUS:85027686568

VL - 25

SP - 1072

EP - 1084

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 3

ER -