Reconfigurable full-search video motion estimation architecture

Research output: Chapter in Book/Report/Conference proceedingOther chapter contribution

Abstract

In this paper, a new reconfigurable multi-standard architecture is introduced for integer-pixel motion estimation and a standard-cell based chip design study is presented. This has been designed to cover most of the common block-based video compression standards, including MPEG-2, MPEG-4, H.263, H.264, AVS and WMV-9. The architecture exhibits simpler control, high throughput and relative low hardware cost and highly competitive when compared with excising designs for specific video standards. It can also, through the use of control signals, be dynamically reconfigured at run-time to accommodate different system constraint such as the trade-off in power dissipation and video-quality. The computational rates achieved make the circuit suitable for high end video processing applications. Silicon design studies indicate that circuits based on this approach incur only a relatively small penalty in terms of power dissipation and silicon area when compared with implementations for specific standards.
Original languageEnglish
Title of host publicationIET Conference Publications
Pages262-269
Number of pages8
Edition529 CP
DOIs
Publication statusPublished - 01 Jan 2007

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Reconfigurable full-search video motion estimation architecture'. Together they form a unique fingerprint.

Cite this