RELATIONSHIP BETWEEN WORD AND BIT LEVEL SYSTOLIC ARRAYS AS APPLIED TO MATRIX multiplied by MATRIX MULTIPLICATIONS.

J.V. McCanny; K.W. Wood; J.G. McWhirter; C.J. Oliver

RELATIONSHIP BETWEEN WORD AND BIT LEVEL SYSTOLIC ARRAYS AS APPLIED TO MATRIX multiplied by MATRIX MULTIPLICATIONS.

J.V. McCanny, K.W. Wood, J.G. McWhirter, C.J. Oliver

Research output: Chapter in Book/Report/Conference proceeding › Other chapter contribution

Abstract

The mapping of matrix multiplied by matrix multiplication onto both word and bit level systolic arrays has been investigated. It has been found that well defined word and bit level data flow constraints must be satisfied within such circuits. An efficient and highly regular bit level array has been generated by exploiting the basic compatibilities in data flow symmetries at each level of the problem. A description of the circuit which emerges is given and some details relating to its practical implementation are discussed.

Original language	English
Title of host publication	Proceedings of SPIE - The International Society for Optical Engineering
Pages	114-120
Number of pages	7
Volume	431
Publication status	Published - 01 Jan 1983

Cite this

@inbook{381659a7924647f897517755f62598ba,

title = "RELATIONSHIP BETWEEN WORD AND BIT LEVEL SYSTOLIC ARRAYS AS APPLIED TO MATRIX multiplied by MATRIX MULTIPLICATIONS.",

abstract = "The mapping of matrix multiplied by matrix multiplication onto both word and bit level systolic arrays has been investigated. It has been found that well defined word and bit level data flow constraints must be satisfied within such circuits. An efficient and highly regular bit level array has been generated by exploiting the basic compatibilities in data flow symmetries at each level of the problem. A description of the circuit which emerges is given and some details relating to its practical implementation are discussed.",

author = "J.V. McCanny and K.W. Wood and J.G. McWhirter and C.J. Oliver",

year = "1983",

month = jan,

day = "1",

language = "English",

volume = "431",

pages = "114--120",

booktitle = "Proceedings of SPIE - The International Society for Optical Engineering",

}

TY - CHAP

T1 - RELATIONSHIP BETWEEN WORD AND BIT LEVEL SYSTOLIC ARRAYS AS APPLIED TO MATRIX multiplied by MATRIX MULTIPLICATIONS.

AU - McCanny, J.V.

AU - Wood, K.W.

AU - McWhirter, J.G.

AU - Oliver, C.J.

PY - 1983/1/1

Y1 - 1983/1/1

N2 - The mapping of matrix multiplied by matrix multiplication onto both word and bit level systolic arrays has been investigated. It has been found that well defined word and bit level data flow constraints must be satisfied within such circuits. An efficient and highly regular bit level array has been generated by exploiting the basic compatibilities in data flow symmetries at each level of the problem. A description of the circuit which emerges is given and some details relating to its practical implementation are discussed.

AB - The mapping of matrix multiplied by matrix multiplication onto both word and bit level systolic arrays has been investigated. It has been found that well defined word and bit level data flow constraints must be satisfied within such circuits. An efficient and highly regular bit level array has been generated by exploiting the basic compatibilities in data flow symmetries at each level of the problem. A description of the circuit which emerges is given and some details relating to its practical implementation are discussed.

UR - http://www.scopus.com/inward/record.url?partnerID=yv4JPVwI&eid=2-s2.0-0020906120&md5=0f9545a52f7cbeda3d8d3815c1fc5e0f

M3 - Other chapter contribution

AN - SCOPUS:0020906120

VL - 431

SP - 114

EP - 120

BT - Proceedings of SPIE - The International Society for Optical Engineering

ER -

RELATIONSHIP BETWEEN WORD AND BIT LEVEL SYSTOLIC ARRAYS AS APPLIED TO MATRIX multiplied by MATRIX MULTIPLICATIONS.

Abstract

Other files and links

Fingerprint

Cite this