Scaling issues for analogue circuits using Double Gate SOI transistors

T.C. Lim; Alastair Armstrong

doi:10.1016/j.sse.2007.01.006

Scaling issues for analogue circuits using Double Gate SOI transistors

T.C. Lim, Alastair Armstrong

School of Electronics, Electrical Engineering and Computer Science

Research output: Contribution to journal › Article › peer-review

17 Citations (Scopus)

Abstract

This work presents a systematic analysis on the impact of source-drain engineering using gate

Original language	English
Pages (from-to)	320-327
Number of pages	8
Journal	SOLID-STATE ELECTRONICS
Volume	51
Issue number	2
DOIs	https://doi.org/10.1016/j.sse.2007.01.006
Publication status	Published - Feb 2007

ASJC Scopus subject areas

Electrical and Electronic Engineering
Electronic, Optical and Magnetic Materials
Condensed Matter Physics

Access to Document

10.1016/j.sse.2007.01.006

Cite this

@article{5f6928e4d177415ea9baffa320b5d32e,

title = "Scaling issues for analogue circuits using Double Gate SOI transistors",

abstract = "This work presents a systematic analysis on the impact of source-drain engineering using gate",

author = "T.C. Lim and Alastair Armstrong",

year = "2007",

month = feb,

doi = "10.1016/j.sse.2007.01.006",

language = "English",

volume = "51",

pages = "320--327",

journal = "SOLID-STATE ELECTRONICS",

publisher = "Elsevier Ltd",

number = "2",

}

TY - JOUR

T1 - Scaling issues for analogue circuits using Double Gate SOI transistors

AU - Lim, T.C.

AU - Armstrong, Alastair

PY - 2007/2

Y1 - 2007/2

N2 - This work presents a systematic analysis on the impact of source-drain engineering using gate

AB - This work presents a systematic analysis on the impact of source-drain engineering using gate

UR - http://www.scopus.com/inward/record.url?scp=33847331640&partnerID=8YFLogxK

U2 - 10.1016/j.sse.2007.01.006

DO - 10.1016/j.sse.2007.01.006

M3 - Article

VL - 51

SP - 320

EP - 327

JO - SOLID-STATE ELECTRONICS

JF - SOLID-STATE ELECTRONICS

IS - 2

ER -

Scaling issues for analogue circuits using Double Gate SOI transistors

Abstract

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this