Single-chip FPGA implementation of the advanced encryption standard algorithm

Máire McLoone; John V. McCanny

Single-chip FPGA implementation of the advanced encryption standard algorithm

Máire McLoone, John V. McCanny

Queen's University Belfast

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

25 Citations (Scopus)

Abstract

A single-chip FPGA implementation of the new Advanced Encryption Standard (AES) algorithm, Rijndael is presented. Field Programmable Gate Arrays (FPGAs) are well suited to encryption implementations due to their flexibility and an architecture, which can be exploited to accommodate typical encryption transformations. The FPGA implementation described here is that of a fully pipelined single-chip Rijndael design which runs at a data rate of 7 Gbits/sec on a Xilinx Virtex-E XCV812E-8-BG560 FPGA device. This proves to be one of the fastest single-chip FPGA Rijndael implementations currently available. The high Block RAM content of the Virtex-E device is exploited in the design.

Original language	English
Title of host publication	Field-Programmable Logic and Applications - 11th International Conference, FPL 2001, Proceedings
Publisher	Springer-Verlag
Pages	152-161
Number of pages	10
ISBN (Print)	3540424997, 9783540424994
Publication status	Published - 01 Jan 2001
Event	11th International Conference on Field-Programmable Logic and Applications, FPL 2001 - Belfast, United Kingdom Duration: 27 Aug 2001 → 29 Aug 2001

Publication series

Name	Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume	2147
ISSN (Print)	0302-9743
ISSN (Electronic)	1611-3349

Conference

Conference	11th International Conference on Field-Programmable Logic and Applications, FPL 2001
Country/Territory	United Kingdom
City	Belfast
Period	27/08/2001 → 29/08/2001

Keywords

AES
Encryption
FPGA Implementation
Rijndael

ASJC Scopus subject areas

Theoretical Computer Science
General Computer Science

Cite this

McLoone, M., & McCanny, J. V. (2001). Single-chip FPGA implementation of the advanced encryption standard algorithm. In Field-Programmable Logic and Applications - 11th International Conference, FPL 2001, Proceedings (pp. 152-161). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 2147). Springer-Verlag.

McLoone, Máire ; McCanny, John V. / Single-chip FPGA implementation of the advanced encryption standard algorithm. Field-Programmable Logic and Applications - 11th International Conference, FPL 2001, Proceedings. Springer-Verlag, 2001. pp. 152-161 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).

@inproceedings{234fcd80392c416e823a332be21fe323,

title = "Single-chip FPGA implementation of the advanced encryption standard algorithm",

abstract = "A single-chip FPGA implementation of the new Advanced Encryption Standard (AES) algorithm, Rijndael is presented. Field Programmable Gate Arrays (FPGAs) are well suited to encryption implementations due to their flexibility and an architecture, which can be exploited to accommodate typical encryption transformations. The FPGA implementation described here is that of a fully pipelined single-chip Rijndael design which runs at a data rate of 7 Gbits/sec on a Xilinx Virtex-E XCV812E-8-BG560 FPGA device. This proves to be one of the fastest single-chip FPGA Rijndael implementations currently available. The high Block RAM content of the Virtex-E device is exploited in the design.",

keywords = "AES, Encryption, FPGA Implementation, Rijndael",

author = "M{\'a}ire McLoone and McCanny, {John V.}",

year = "2001",

month = jan,

day = "1",

language = "English",

isbn = "3540424997",

series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

publisher = "Springer-Verlag",

pages = "152--161",

booktitle = "Field-Programmable Logic and Applications - 11th International Conference, FPL 2001, Proceedings",

note = "11th International Conference on Field-Programmable Logic and Applications, FPL 2001 ; Conference date: 27-08-2001 Through 29-08-2001",

}

McLoone, M & McCanny, JV 2001, Single-chip FPGA implementation of the advanced encryption standard algorithm. in Field-Programmable Logic and Applications - 11th International Conference, FPL 2001, Proceedings. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 2147, Springer-Verlag, pp. 152-161, 11th International Conference on Field-Programmable Logic and Applications, FPL 2001, Belfast, United Kingdom, 27/08/2001.

Single-chip FPGA implementation of the advanced encryption standard algorithm. / McLoone, Máire ; McCanny, John V.
Field-Programmable Logic and Applications - 11th International Conference, FPL 2001, Proceedings. Springer-Verlag, 2001. p. 152-161 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 2147).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - Single-chip FPGA implementation of the advanced encryption standard algorithm

AU - McLoone, Máire

AU - McCanny, John V.

PY - 2001/1/1

Y1 - 2001/1/1

N2 - A single-chip FPGA implementation of the new Advanced Encryption Standard (AES) algorithm, Rijndael is presented. Field Programmable Gate Arrays (FPGAs) are well suited to encryption implementations due to their flexibility and an architecture, which can be exploited to accommodate typical encryption transformations. The FPGA implementation described here is that of a fully pipelined single-chip Rijndael design which runs at a data rate of 7 Gbits/sec on a Xilinx Virtex-E XCV812E-8-BG560 FPGA device. This proves to be one of the fastest single-chip FPGA Rijndael implementations currently available. The high Block RAM content of the Virtex-E device is exploited in the design.

AB - A single-chip FPGA implementation of the new Advanced Encryption Standard (AES) algorithm, Rijndael is presented. Field Programmable Gate Arrays (FPGAs) are well suited to encryption implementations due to their flexibility and an architecture, which can be exploited to accommodate typical encryption transformations. The FPGA implementation described here is that of a fully pipelined single-chip Rijndael design which runs at a data rate of 7 Gbits/sec on a Xilinx Virtex-E XCV812E-8-BG560 FPGA device. This proves to be one of the fastest single-chip FPGA Rijndael implementations currently available. The high Block RAM content of the Virtex-E device is exploited in the design.

KW - AES

KW - Encryption

KW - FPGA Implementation

KW - Rijndael

UR - http://www.scopus.com/inward/record.url?scp=84949233954&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:84949233954

SN - 3540424997

SN - 9783540424994

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 152

EP - 161

BT - Field-Programmable Logic and Applications - 11th International Conference, FPL 2001, Proceedings

PB - Springer-Verlag

T2 - 11th International Conference on Field-Programmable Logic and Applications, FPL 2001

Y2 - 27 August 2001 through 29 August 2001

ER -

McLoone M , McCanny JV. Single-chip FPGA implementation of the advanced encryption standard algorithm. In Field-Programmable Logic and Applications - 11th International Conference, FPL 2001, Proceedings. Springer-Verlag. 2001. p. 152-161. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).

Single-chip FPGA implementation of the advanced encryption standard algorithm

Abstract

Publication series

Conference

Keywords

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this