The impact of global routing on the performance of NoCs in FPGAs

Research output: Chapter in Book/Report/Conference proceedingChapter

1 Citation (Scopus)

Abstract

With the over-provisioned routing resource on FPGA, the topology choice for NoC implementation on FPGA is more flexible than on ASIC. However, it is well understood that the global wire routing impacts the performance of NoC on FPGA because the topology is routed by using fixed routing fabric. An important question that arises is: will the benefit of diameter reduction by using a highly connective topology outweigh the impact of global routing? To answer this question, we investigate FPGA based packet switched NoC implementations with different sizes and topologies, and quantitatively measure the impact of global routing to each of these networks. The result shows that with sufficient routing resources on modern FPGA, the global routing is not on the critical path of the system, and thus is not a dominating factor for the performance of practical multi-hop NoC system. © 2011 IEEE.
Original languageEnglish
Title of host publicationProceedings - 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011
Pages369-374
Number of pages6
DOIs
Publication statusPublished - 01 Jan 2011
EventIEEE Computer Society International Conference on ReConFigurable Computing and FPGAs - Cancun, Mexico
Duration: 01 Nov 201101 Nov 2011

Conference

ConferenceIEEE Computer Society International Conference on ReConFigurable Computing and FPGAs
CountryMexico
CityCancun
Period01/11/201101/11/2011

Fingerprint Dive into the research topics of 'The impact of global routing on the performance of NoCs in FPGAs'. Together they form a unique fingerprint.

  • Cite this

    Lu, Y., McCanny, J., & Sezer, S. (2011). The impact of global routing on the performance of NoCs in FPGAs. In Proceedings - 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011 (pp. 369-374) https://doi.org/10.1109/ReConFig.2011.87