Ultralow Silicon Substrate Noise Crosstalk Using Metal Faraday Cages in an SOI Technology

S. Stefanou, J.S. Hamel, Paul Baine, Michael Bain, Mervyn Armstrong, Harold Gamble, M. Kraft, H.A. Kemhadjian

Research output: Contribution to journalArticlepeer-review

29 Citations (Scopus)

Abstract

In mixed signal integrated circuits noise from the digital circuitry can upset the sensitive analogue circuitry. The Faraday cage structure reported here is based on the unique ground plane SOI technology developed some of the authors. The suppression of crosstalk achieved is an order of magnitude greater than that previously published for frequencies up to 10 GHz. The significance of the technology will be even greater as the operating frequency is increased. This collaborative EPSRC project was judge as tending to outstanding.
Original languageEnglish
Pages (from-to)486-491
Number of pages6
JournalIEEE Transactions on Electron Devices
Volume51(3)
Issue number3
DOIs
Publication statusPublished - Mar 2004

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Physics and Astronomy (miscellaneous)

Fingerprint Dive into the research topics of 'Ultralow Silicon Substrate Noise Crosstalk Using Metal Faraday Cages in an SOI Technology'. Together they form a unique fingerprint.

Cite this