Valved Dataflow For FPGA Memory Hierarchy Synthesis

Matthew Milford, John McAllister

Research output: Contribution to conferencePaper

4 Citations (Scopus)

Abstract

For modern FPGA, implementation of memory intensive processing applications such as high end image and video processing systems necessitates manual design of complex multilevel memory hierarchies incorporating off-chip DDR and onchip BRAM and LUT RAM. In fact, automated synthesis of multi-level memory hierarchies is an open problem facing high level synthesis technologies for FPGA devices. In this paper we describe the first automated solution to this problem.
By exploiting a novel dataflow application modelling dialect, known as Valved Dataflow, we show for the first time how, not only can such architectures be automatically derived, but also that the resulting implementations support real-time processing for current image processing application standards such as H.264. We demonstrate the viability of this approach by reporting the performance and cost of hierarchies automatically generated for Motion Estimation, Matrix Multiplication and Sobel Edge Detection applications on Virtex-5 FPGA.
Original languageEnglish
Pages1645-1648
Number of pages4
DOIs
Publication statusPublished - Mar 2012
Event2012 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP 2012) - Kyoto, Japan
Duration: 25 Mar 201230 Mar 2012

Conference

Conference2012 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP 2012)
CountryJapan
CityKyoto
Period25/03/201230/03/2012

Fingerprint Dive into the research topics of 'Valved Dataflow For FPGA Memory Hierarchy Synthesis'. Together they form a unique fingerprint.

  • Cite this

    Milford, M., & McAllister, J. (2012). Valved Dataflow For FPGA Memory Hierarchy Synthesis. 1645-1648. Paper presented at 2012 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP 2012), Kyoto, Japan. https://doi.org/10.1109/ICASSP.2012.6288211