Variation-Aware Pipelined Cores through Path Shaping and Dynamic Cycle Adjustment: Case Study on a Floating-Point Unit

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)
35 Downloads (Pure)

Abstract

In this paper, we propose a framework for minimizing variation-induced timing failures in pipelined designs, while limiting any overhead incurred by conventional guardband based
schemes. Our approach initially limits the long latency paths (LLP s) and isolates them in as few pipeline stages as possible by properly shaping the path distribution. Such a strategy, facilitates the adoption of a special unit that predicts the excitation of the isolated LLP s and dynamically allows an extra cycle for the completion of only these error-prone
paths. Our framework, realized with state-of-the-art tools, finally performs post-layout dynamic timing analysis based on real operands that we extract from a variety of applications. This allows us to estimate the bit error rates under potential delay variations, while considering the dynamic data dependent path excitation. When applied to the implementation of an IEEE-754 compatible double precision floating-point unit (FPU) in a 45nm process technology, the path shaping helps to reduce the bit error rates on average
by 2.71× compared to the reference design under 8% delay variations. The integrated LLP s predict unit and the dynamic cycle adjustment avoid such failures and any quality
loss at a cost of 0.61% throughput and 0.3% area overheads, while saving 37.95% power on average compared to a FPU
with pessimistic margins.
Original languageEnglish
Title of host publication2018 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED): Proceedings
Number of pages7
Publication statusPublished - 08 May 2018
EventInternational Symposium on Low Power Electronics and Design - Washington, United States
Duration: 23 Jul 201825 Jul 2018
http://www.islped.org/2018/registration.php#Registration

Conference

ConferenceInternational Symposium on Low Power Electronics and Design
Abbreviated titleISLPED
CountryUnited States
CityWashington
Period23/07/201825/07/2018
Internet address

Fingerprint Dive into the research topics of 'Variation-Aware Pipelined Cores through Path Shaping and Dynamic Cycle Adjustment: Case Study on a Floating-Point Unit'. Together they form a unique fingerprint.

  • Cite this