Abstract
This paper proposes a JPEG-2000 compliant architecture capable of computing the 2 -D Inverse Discrete Wavelet Transform. The proposed architecture uses a single processor and a row-based schedule to minimize control and routing complexity and to ensure that processor utilization is kept at 100%. The design incorporates the handling of borders through the use of symmetric extension. The architecture has been implemented on the Xilinx Virtex2 FPGA.
Original language | English |
---|---|
Title of host publication | European Signal Processing Conference |
Place of Publication | Toulouse |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 51 |
Number of pages | 54 |
Volume | 3 |
Publication status | Published - 27 Mar 2002 |
Event | 11th European Signal Processing Conference, EUSIPCO 2002 - Toulouse, France Duration: 03 Sept 2002 → 06 Sept 2002 |
Conference
Conference | 11th European Signal Processing Conference, EUSIPCO 2002 |
---|---|
Country/Territory | France |
City | Toulouse |
Period | 03/09/2002 → 06/09/2002 |
ASJC Scopus subject areas
- Signal Processing
- Electrical and Electronic Engineering