A high performance VLSI architecture to perform combined multiply-accumulate, divide, and square root operations is proposed. The circuit is highly regular, requires only minimal control, and can be pipelined right down to the bit level. The system can also be reconfigured on every cycle to perform one or more of these operations. The throughput rate for each operation is the same and is wordlength independent. This is achieved using redundant arithmetic. With current CMOS technology, throughput rates in excess of 80 million operations per second are expected.
|Title of host publication||Proceedings of SPIE - The International Society for Optical Engineering|
|Number of pages||10|
|Publication status||Published - 01 Jan 1991|
McQuillan, S. E., & McCanny, J. V. (1991). VLSI processor for high-performance arithmetic computations. In Proceedings of SPIE - The International Society for Optical Engineering (Vol. 1566, pp. 220-229)