VLSI processor for high-performance arithmetic computations

S.E. McQuillan, J.V. McCanny

Research output: Chapter in Book/Report/Conference proceedingOther chapter contribution

2 Citations (Scopus)


A high performance VLSI architecture to perform combined multiply-accumulate, divide, and square root operations is proposed. The circuit is highly regular, requires only minimal control, and can be pipelined right down to the bit level. The system can also be reconfigured on every cycle to perform one or more of these operations. The throughput rate for each operation is the same and is wordlength independent. This is achieved using redundant arithmetic. With current CMOS technology, throughput rates in excess of 80 million operations per second are expected.
Original languageEnglish
Title of host publicationProceedings of SPIE - The International Society for Optical Engineering
Number of pages10
Publication statusPublished - 01 Jan 1991


Dive into the research topics of 'VLSI processor for high-performance arithmetic computations'. Together they form a unique fingerprint.

Cite this